A DIGITAL DIFFERENTIAL-LINE RECEIVER FOR CMOS VLSI CIRCUITS

被引：2
|
作者：
ANGLADA, R
RUBIO, A
机构：
[1] Department of Electronic Engineering, Polytechnical University of Catalunya, 08028 Barcelona
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1991年 / 38卷 / 06期
关键词：
D O I：
10.1109/31.81866
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Interferences due to parasitic capacitances between close circuits may produce undesired logic behaviors in VLSI circuits. A CMOS differential-line receiver is proposed to avoid the effect of these perturbances. The receiver reaches a differential and common mode noise immunity which is higher than the circuit power supply voltage.
引用
收藏
页码：673 / 675
页数：3
相关论文
共 50 条
  • [41] Improved Automatic Correction for Digital VLSI Circuits
    Gaber, Lamya
    Hussein, Aziza, I
    Moness, Mohammed
    [J]. 31ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS (IEEE ICM 2019), 2019, : 18 - 22
  • [42] Optimized decoupling concepts for digital VLSI circuits
    Held, J
    Wolf, T
    [J]. 2001 IEEE EMC INTERNATIONAL SYMPOSIUM, VOLS 1 AND 2, 2001, : 904 - 909
  • [43] MACROMODELING AND OPTIMIZATION OF DIGITAL MOS VLSI CIRCUITS
    MATSON, MD
    GLASSER, LA
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1986, 5 (04) : 659 - 678
  • [44] AN EXTENDED DIGITAL FAULT SIMULATOR FOR VLSI CIRCUITS
    KANG, MS
    IWASHITA, H
    SHIRAKAWA, I
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (10): : 3051 - 3056
  • [45] SWITCHING NETWORK LOGIC APPROACH FOR THE DESIGN OF CMOS VLSI CIRCUITS
    HU, CM
    CHAN, SP
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1988, 64 (03) : 421 - 441
  • [46] Runtime mechanisms for leakage current reduction in CMOS VLSI circuits
    Abdollahi, A
    Fallah, F
    Pedram, M
    [J]. ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 213 - 218
  • [47] An all CMOS temperature sensor for thermal monitoring of VLSI circuits
    Ren, Yi
    Wang, Chenxu
    Hong, Hong
    [J]. IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 489 - 493
  • [48] ETS-A: A new electrothermal simulator for CMOS VLSI circuits
    Cheng, YK
    Rosenbaum, E
    Kang, SM
    [J]. EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 566 - 570
  • [49] Basic experimentation on accuracy of power estimation for CMOS VLSI circuits
    Ishihara, T
    Yasuura, H
    [J]. 1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 117 - 120
  • [50] Digital neurons and arithmetic CMOS circuits
    Pedroni, VA
    [J]. IC-AI'2001: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE, VOLS I-III, 2001, : 1321 - 1327
12345