ETS-A: A new electrothermal simulator for CMOS VLSI circuits

被引：10
|
作者：
Cheng, YK [1 ]
Rosenbaum, E [1 ]
Kang, SM [1 ]
机构：
[1] UNIV ILLINOIS,DEPT ELECT & COMP ENGN,URBANA,IL 61801
来源：
EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS | 1996年
关键词：
D O I：
10.1109/EDTC.1996.494357
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：566 / 570
页数：5
相关论文
共 50 条
  • [1] Efficient transient electrothermal simulation of CMOS VLSI circuits under electrical overstress
    Li, T
    Tsai, CH
    Kang, SM
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 6 - 11
  • [2] A chip-level electrothermal simulator for temperature profile estimation of CMOS VLSI chips
    Cheng, YK
    Teng, CC
    [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 580 - 583
  • [3] Electrothermal simulation of analogue integrated circuits with ETS
    Van Petegem, W
    Geeraerts, B
    Sansen, W
    [J]. THERMAL MANAGEMENT OF ELECTRONIC SYSTEMS II, 1997, : 83 - 92
  • [4] FAULT SIMULATION IN CMOS VLSI CIRCUITS
    ZAGHLOUL, ME
    GOBOVIC, D
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1991, 138 (04): : 203 - 212
  • [5] EFFICIENT TESTS FOR CMOS VLSI CIRCUITS
    RADHAKRISHNAN, D
    LAI, CM
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 71 (01) : 29 - 43
  • [6] ILLIADS-T: An electrothermal timing simulator for temperature-sensitive reliability diagnosis of CMOS VLSI chips
    Cheng, YK
    Raha, P
    Teng, CC
    Rosenbaum, E
    Kang, SM
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1998, 17 (08) : 668 - 681
  • [7] AN EXTENDED DIGITAL FAULT SIMULATOR FOR VLSI CIRCUITS
    KANG, MS
    IWASHITA, H
    SHIRAKAWA, I
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (10): : 3051 - 3056
  • [8] New statistical method for maximum power estimation in CMOS VLSI circuits
    Evmorfopoulos, N.E.
    Avaritsiotis, J.N.
    [J]. Active and Passive Electronic Components, 2000, 22 (03) : 215 - 233
  • [9] Delay analysis of UDSM CMOS VLSI circuits
    Samanta, Jagannath
    De, Bishnu Prasad
    [J]. INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY AND SYSTEM DESIGN 2011, 2012, 30 : 135 - 143
  • [10] Interconnect coupling noise in CMOS VLSI circuits
    Tang, Kevin T.
    Friedman, Eby G.
    [J]. Proceedings of the International Symposium on Physical Design, 1999, : 48 - 53
12345