ON DELAY FAULT TESTING IN LOGIC-CIRCUITS

被引：0

|

作者：

LIN, CJ

REDDY, SM

机构：

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1987年 / 6卷 / 05期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：694 / 703

页数：10

相关论文

共 50 条

[31] FAULT LOCATION IN LOGIC-CIRCUITS BASED ON THE MAJORITY PROPERTIES OF SOME FAILURES
GROBMAN, DM
[J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (06): : 72 - 74
[32] APPLICATION OF FAULT FOLDING IN TEST-GENERATION FOR LOGIC-CIRCUITS - REPLY
LALA, PK
MISSEN, JI
[J]. DIGITAL PROCESSES, 1980, 6 (01): : 109 - 109
[33] Stuck-at-fault testing for quasi-delay-insensitive logic circuits
Chulalongkorn Univ, Bangkok, Thailand
[J]. Syst Comput Jpn, 2 (19-27):
[34] AN ALGORITHM FOR THE PARTITIONING OF LOGIC-CIRCUITS
ROBERTS, MW
LALA, PK
[J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1984, 131 (04): : 113 - 118
[35] RELIABLE SYNTHESIS OF LOGIC-CIRCUITS
TARASOV, VV
[J]. CYBERNETICS AND SYSTEMS ANALYSIS, 1992, 28 (03) : 472 - 476
[36] APPLICATION OF FAULT FOLDING IN TEST-GENERATION FOR LOGIC-CIRCUITS - COMMENTS
AGARWAL, VK
[J]. DIGITAL PROCESSES, 1980, 6 (01): : 105 - 109
[37] STATISTICAL FAULT-DETECTION IN LOGIC-CIRCUITS WITH NONSTATIONARY INPUT ACTIONS
BERSTEIN, MS
OSTAJIN, VA
ROMANKEVICH, AM
CHICHIRIN, EN
[J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1977, (06): : 45 - 49
[38] MACROMODELING OF JOSEPHSON LOGIC-CIRCUITS
CROZAT, P
OUSLIMANI, A
HAFDALLAH, H
ADDE, R
[J]. IEEE TRANSACTIONS ON MAGNETICS, 1983, 19 (03) : 1217 - 1220
[39] DESIGN LOGIC-CIRCUITS LOGICALLY
CHEN, PI
[J]. HYDRAULICS & PNEUMATICS, 1976, 29 (06): : 59 - 60
[40] DIFFERENTIAL BICMOS LOGIC-CIRCUITS - FAULT CHARACTERIZATION AND DESIGN-FOR-TESTABILITY
HESSABI, S
OSMAN, MY
ELMASRY, MI
[J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1995, 3 (03) : 437 - 445

← 1 2 3 4 5 →