FAULT LOCATION IN LOGIC-CIRCUITS BASED ON THE MAJORITY PROPERTIES OF SOME FAILURES

被引：0

|

作者：

GROBMAN, DM

机构：

来源：

AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA | 1980年 / 06期

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

引用

收藏

页码：72 / 74

页数：3

相关论文

共 50 条

[1] ON DELAY FAULT TESTING IN LOGIC-CIRCUITS
LIN, CJ
REDDY, SM
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 694 - 703
[2] FAULT EFFECTS IN ASYNCHRONOUS SEQUENTIAL LOGIC-CIRCUITS
SHIEH, MD
WEY, CL
FISHER, PD
[J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (06): : 327 - 332
[3] APPLICATION OF FAULT FOLDING IN TEST GENERATION FOR LOGIC-CIRCUITS
LALA, PK
MISSEN, JI
[J]. DIGITAL PROCESSES, 1978, 4 (02): : 109 - 120
[4] SET fault tolerant combinational circuits based on majority logic
Michels, A.
Petroli, L.
Lisboa, C. A. L.
Kastensmidt, F.
Carro, L.
[J]. 21ST IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2006, : 345 - +
[5] AN ALGEBRAIC MODEL OF FAULT-MASKING LOGIC-CIRCUITS
SCHWAB, TF
YAU, SS
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (09) : 809 - 825
[6] PROBABILISTIC SCHEME SPEEDS FAULT GRADING FOR LOGIC-CIRCUITS
BURSKY, D
[J]. ELECTRONIC DESIGN, 1985, 33 (18) : 37 - 38
[7] THE COMPLEXITY OF FAULT-DETECTION PROBLEMS FOR COMBINATIONAL LOGIC-CIRCUITS
FUJIWARA, H
TOIDA, S
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (06) : 555 - 560
[8] SOLUTIONS TO THE MINIMIZATION PROBLEM OF FAULT-TOLERANT LOGIC-CIRCUITS
BARBOUR, AE
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1992, 41 (04) : 429 - 443
[9] PROPERTIES OF MULTIPLE FAULTS IN LOGIC-CIRCUITS WITH CONTACTS
MELKADZE, TG
SAPOZHNIKOV, VV
SAPOZHNIKOV, VV
[J]. AUTOMATION AND REMOTE CONTROL, 1981, 42 (11) : 1545 - 1551
[10] SINGLE-FAULT FAULT-COLLAPSING ANALYSIS IN SEQUENTIAL LOGIC-CIRCUITS
CHEN, JE
LEE, CL
SHEN, WZ
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (12) : 1559 - 1568

← 1 2 3 4 5 →