共 50 条
- [1] A FAULT-COLLAPSING ANALYSIS IN SEQUENTIAL LOGIC-NETWORKS [J]. BELL SYSTEM TECHNICAL JOURNAL, 1981, 60 (09): : 2259 - 2271
- [2] FAULT EFFECTS IN ASYNCHRONOUS SEQUENTIAL LOGIC-CIRCUITS [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (06): : 327 - 332
- [3] AN ALGORITHM FOR STUCK-AT FAULT COVERAGE ANALYSIS OF COMBINATIONAL AND SEQUENTIAL LOGIC-CIRCUITS [J]. JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 1989, 326 (02): : 221 - 233
- [6] Sequential Circuits with Combinational Test Generation Complexity under Single-Fault Assumption [J]. Journal of Electronic Testing, 2002, 18 : 55 - 62
- [7] Sequential circuits with combinational test generation complexity under single-fault assumption [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2002, 18 (01): : 55 - 62
- [8] APPLICATION OF FAULT FOLDING IN TEST GENERATION FOR LOGIC-CIRCUITS [J]. DIGITAL PROCESSES, 1978, 4 (02): : 109 - 120