共 50 条
- [41] An efficient inverse multiplier/divider architecture for cryptography systems PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 149 - 152
- [42] Optoelectronic hybrid optical clock frequency divider/multiplier Guangxue Xuebao/Acta Optica Sinica, 2013, 33 (03):
- [43] A novel four quadrant CMOS analog multiplier/divider 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 1, PROCEEDINGS, 2004, : 1108 - 1111
- [46] The efficient implementation of an array multiplier 2005 IEEE INTERNATIONAL CONFERENCE ON ELECTRO/INFORMATION TECHNOLOGY (EIT 2005), 2005, : 12 - 16
- [47] A Programmable DCO-Based Digital Clock Multiplier and Divider 2013 2ND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION AND MEASUREMENT, SENSOR NETWORK AND AUTOMATION (IMSNA), 2013, : 498 - 502
- [49] EFFECTS OF VOLTAGE-DIVIDER CHARACTERISTICS ON MULTIPLIER PHOTOTUBE RESPONSE REVIEW OF SCIENTIFIC INSTRUMENTS, 1957, 28 (07): : 525 - 527
- [50] HARDWARE MULTIPLIER/DIVIDER FOR PDP 8S COMPUTER BEHAVIOR RESEARCH METHODS & INSTRUMENTATION, 1971, 3 (02): : 89 - &