DIVIDER MULTIPLIER CELLULAR ARRAY

被引：0
|
作者：
MOISIN, LH [1 ]
机构：
[1] INST NUCL POWER REACTORS,BUCHAREST,ROMANIA
来源：
REVUE ROUMAINE DE PHYSIQUE | 1977年 / 22卷 / 06期
关键词：
D O I：
暂无
中图分类号：
O4 [物理学];
学科分类号：
0702 ;
摘要：
引用
收藏
页码：651 / 656
页数：6
相关论文
共 50 条
  • [21] The circuit design and optimization of quantum multiplier and divider
    Hai-Sheng Li
    Ping Fan
    Haiying Xia
    Gui-Lu Long
    Science China Physics, Mechanics & Astronomy, 2022, 65
  • [22] MOS MULTIPLIER DIVIDER CELL FOR ANALOG VLSI
    KHACHAB, NI
    ISMAIL, M
    ELECTRONICS LETTERS, 1989, 25 (23) : 1550 - 1552
  • [23] A VERSATILE CMOS RATE MULTIPLIER VARIABLE DIVIDER
    DENDULK, RC
    STUYT, JJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (03) : 267 - 272
  • [24] The circuit design and optimization of quantum multiplier and divider
    Hai-Sheng Li
    Ping Fan
    Haiying Xia
    Gui-Lu Long
    Science China(Physics,Mechanics & Astronomy), 2022, (06) : 15 - 29
  • [25] ANALOG MULTIPLIER/DIVIDER SIMPLIFIES FREQUENCY LOCKING
    HAMAOUI, M
    ELECTRONICS, 1973, 46 (14): : 99 - 100
  • [26] ANALOG MULTIPLIER AND DIVIDER WITH REITERATED-INTEGRATION
    SANTESMASES, JG
    BREU, AC
    REVISTA DE INFORMATICA Y AUTOMATICA, 1990, 23 (02): : 22 - 33
  • [27] Design and VLSI evaluation of a high-speed cellular array divider with a selection function
    Tsunekawa, Yoshitaka
    Hinosugi, Mitsuki
    Miura, Mamoru
    Electrical Engineering in Japan (English translation of Denki Gakkai Ronbunshi), 1998, 124 (04): : 47 - 55
  • [28] Design and VLSI evaluation of a high-speed cellular array divider with a selection function
    Tsunekawa, Y
    Hinosugi, M
    Miura, M
    ELECTRICAL ENGINEERING IN JAPAN, 1998, 124 (04) : 47 - 55
  • [29] ANALOG VOLTAGE MULTIPLIER DIVIDER WITH STABILIZED SCALE FACTOR
    BRATT, AH
    KING, D
    ELECTRONICS LETTERS, 1992, 28 (10) : 957 - 958
  • [30] MOS translinear principle based analogue multiplier divider
    Garg, R.
    Govil, J.
    Goel, P.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 332 - +
12345