PAGE MODE PROGRAMMING 1MB CMOS EPROM

被引：0
|
作者：
HAGIWARA, T
MATSUO, H
FUKUDA, M
MATSUNO, Y
FURUNO, T
KURODA, K
YASUI, T
KATTO, H
SHIMIZU, A
机构：
[1] HITACHI MUSASHI WORKS,KODAIRA,TOKYO,JAPAN
[2] HITACHI VLSI ENGN,KOKUBUNJI,TOKYO,JAPAN
来源：
ISSCC DIGEST OF TECHNICAL PAPERS | 1985年 / 28卷
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：174 / 175
页数：2
相关论文
共 50 条
  • [21] A 20GS/s 8b ADC with a 1MB memory in 0.18μm CMOS
    Poulton, K
    Neff, R
    Setterberg, B
    Wuppermann, B
    Kopley, T
    Jewett, R
    Pernillo, J
    Tan, C
    Montijo, A
    2003 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE: DIGEST OF TECHNICAL PAPERS, 2003, 46 : 318 - +
  • [22] A 1MB DRAM WITH A FOLDED CAPACITOR CELL STRUCTURE
    HORIGUCHI, F
    ITOH, Y
    IIZUKA, H
    OGURA, M
    MASUOKA, F
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 244 - 245
  • [23] AN 85NS 1MB DRAM IN A PLASTIC DIP
    INOUE, Y
    MUROTANI, T
    FUKUZOH, Y
    HAYANO, K
    FUJII, T
    MINAMI, K
    NAKAMURA, K
    KIKUCHI, M
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 238 - 239
  • [24] A 1-MBIT CMOS DRAM WITH FAST PAGE MODE AND STATIC COLUMN MODE
    SAITO, S
    FUJII, S
    OKADA, Y
    SAWADA, S
    SHINOZAKI, S
    NATORI, K
    OZAWA, O
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (05) : 903 - 908
  • [25] A WORD-WIDE 1MB ROM WITH ERROR CORRECTION
    DAVIS, HL
    ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 40 - 41
  • [26] 1M BIT CMOS EPROM
    TANAKA, S
    YOSHIKAWA, K
    SAITO, S
    TOSHIBA REVIEW, 1985, (153): : 45 - 48
  • [27] A 300MHz, 3.3V 1Mb SRAM fabricated in a 0.5 mu m CMOS process
    Pilo, H
    Lamphier, S
    Towler, F
    Hee, R
    1996 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 1996, 39 : 148 - 149
  • [28] AN EXPERIMENTAL 1MB DRAM WITH ON-CHIP VOLTAGE LIMITER
    ITOH, K
    HORI, R
    ETOH, J
    ASAI, S
    HASHIMOTO, N
    YAGI, K
    SUNAMI, H
    ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 282 - 283
  • [29] A second-generation 1Mb synchronous burst SRAM
    Kosugi, R
    Senda, M
    MITSUBISHI ELECTRIC ADVANCE, 1996, 75 : 9 - 11
  • [30] A 1MB ROM WITH ON-CHIP ECC FOR YIELD ENHANCEMENT
    SHINODA, T
    OHNISHI, Y
    KAWAMOTO, H
    TAKIZAWA, K
    NARITA, K
    ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 158 - &
12345