DESIGN AND ANALYSIS OF A LINEAR PHASE-LOCKED LOOP OF WIDE DYNAMIC RANGE

被引：12
|
作者：
SPLITT, FG
机构：
来源：
IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY | 1966年 / CO14卷 / 04期
关键词：
D O I：
10.1109/TCOM.1966.1089358
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：432 / +
页数：1
相关论文
共 50 条
  • [21] A phase-locked loop
    Shahruz, SM
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
  • [22] PHASE-LOCKED LOOP
    MCLEAN, D
    CONTROL, 1967, 11 (109): : 339 - &
  • [23] Design and Implementation of FPGA based Linear All Digital Phase-Locked Loop
    Das, Abhishek
    Dash, Suraj
    Sahoo, A. K.
    Babu, B. Chitti
    2012 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2012, : 280 - 285
  • [24] Design and Implementation of FPGA based linear All Digital Phase-Locked Loop
    Patil, Anupama
    Saini, Ritu
    2014 INTERNATIONAL CONFERENCE ON GREEN COMPUTING COMMUNICATION AND ELECTRICAL ENGINEERING (ICGCCEE), 2014,
  • [25] A Low Spur CMOS Phase-Locked Loop with Wide Tuning Range for CMOS Image Sensor
    Chen, Zhiqing
    Zhang, Qi
    Wang, Ning
    Yuan, Dunshan
    Li, Guohong
    Wang, Hui
    Feng, Songlin
    2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [26] A Hybrid Frequency/Phase-Locked Loop for Versatile Clock Generation with Wide Reference Frequency Range
    Lv, Sitao
    Xu, Ni
    Rhee, Woogeun
    Wang, Zhihua
    2016 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2016,
  • [27] A wide-range phase-locked loop using a range-programmable voltage-controlled oscillator
    Sheen, RRB
    Chen, OTC
    PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 526 - 529
  • [28] GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP
    RUSSO, F
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1979, 15 (01) : 88 - 94
  • [29] PULL-IN RANGE OF A PHASE-LOCKED LOOP WITH A BINARY PHASE COMPARATOR
    OBERST, JF
    BELL SYSTEM TECHNICAL JOURNAL, 1970, 49 (09): : 2289 - +
  • [30] Limitations of the classical phase-locked loop analysis
    Kuznetsov, N. V.
    Kuznetsova, O. A.
    Leonov, G. A.
    Neittaanmaki, P.
    Yuldashev, M. V.
    Yuldashev, R. V.
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 533 - 536
12345