SOURCE AND DRAIN RESISTANCE DETERMINATION FOR MOSFETS

被引：17
|
作者：
SEAVEY, MH
机构：
来源：
IEEE ELECTRON DEVICE LETTERS | 1984年 / 5卷 / 11期
关键词：
D O I：
10.1109/EDL.1984.25995
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：479 / 481
页数：3
相关论文
共 50 条
  • [21] Recent advances in metallic source/drain MOSFETs
    Dubois, E.
    Larrieu, G.
    Breil, N.
    Valentin, R.
    Danneville, F.
    Yarekha, D.
    Dambrine, G.
    Halimaoui, A.
    Pouydebasque, A.
    Skotnicki, T.
    EXTENDED ABSTRACTS 2008 INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2008, : 139 - 144
  • [22] Highly Biased Linear Condition Method for Separately Extracting Source and Drain Resistance in MOSFETs
    Kim, Gun-Hee
    Bae, Hagyoul
    Hur, Jae
    Kim, Choong-Ki
    Lee, Geon-Beom
    Bang, Tewook
    Son, Yoon-Ik
    Ryu, Seong-Wan
    Choi, Yang-Kyu
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (02) : 419 - 423
  • [23] Source/drain resistance modeling in bulk and ultra-thin body SOI MOSFETs
    Kim, SD
    Yuan, J
    Woo, JCS
    FIFTH INTERNATIONAL WORKSHOP ON JUNCTION TECHNOLOGY, 2005, : 95 - 98
  • [24] Influences of the Source and Drain Resistance of the MOSFETs on the Single Event Upset Hardness of SRAM cells
    Zheng, Zhongshan
    Li, Zhentao
    Li, Bo
    Luo, Jiajun
    Han, Zhengsheng
    2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
  • [25] Comments on "Highly Biased Linear Condition Method for Separately Extracting Source and Drain Resistance in MOSFETs"
    Ortiz-Conde, Adelmo
    Garcia-Sanchez, Francisco J.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (09) : 4019 - 4021
  • [26] A Simple Procedure to Determine Source/Drain Series Resistance and Effective Channel Length for Advanced MOSFETs
    Chang, Yang-Hua
    Cheng, Ying-Chieh
    Ho, Ching-Sung
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 452 - +
  • [27] A Drain Current Extraction Technique Using Source Parasitic Resistance and Inductance in SiC Power MOSFETs
    Liu, Tiantian
    Quan, Yuhua
    Zhou, Xuetong
    Tian, Yufei
    Feng, Junhong
    Cheng, Xinhong
    Zheng, Li
    Ng, Wai Tung
    Yu, Yuehui
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2024, 39 (04) : 4674 - 4686
  • [28] Advanced Source/Drain Engineering for MOSFETs: Schottky Barrier Height Tuning for Contact Resistance Reduction
    Yeo, Yee-Chia
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 6: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2010, 28 (01): : 91 - 102
  • [29] Extraction of bias-dependent parasitic source/drain resistance in MOSFETs with an advanced mobility model
    Chang, Yang-Hua
    Yang, Kun-Ying
    MICROELECTRONICS RELIABILITY, 2010, 50 (02) : 174 - 178
  • [30] Source/Drain Asymmetry in InGaAs Vertical Nanowire MOSFETs
    Zhao, Xin
    Heidelberger, Christopher
    Fitzgerald, Eugene A.
    del Alamo, Jesus A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (05) : 2161 - 2165
12345