APPLICATION OF BIT-LEVEL SYSTOLIC ARRAYS TO PIPELINED ARCHITECTURES FOR WAVE DIGITAL-FILTERS

被引：0

|

作者：

SUMMERFIELD, S

LAWSON, S

机构：

来源：

SYSTOLIC ARRAY PROCESSORS | 1989年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：504 / 513

页数：10

相关论文

共 50 条

[1] EFFICIENT BIT-LEVEL SYSTOLIC ARRAY IMPLEMENTATION OF FIR AND IIR DIGITAL-FILTERS
WANG, CL
WEI, CH
CHEN, SH
[J]. IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 1988, 6 (03) : 484 - 493
[2] BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING
GLASA, J
[J]. RECENT ISSUES IN PATTERN ANALYSIS AND RECOGNITION, 1989, 399 : 105 - 120
[3] BIT-LEVEL SYSTOLIC ARRAYS FOR DIGITAL CONTOUR SMOOTHING
GLASA, J
[J]. LECTURE NOTES IN COMPUTER SCIENCE, 1989, 399 : 105 - 120
[4] SYSTOLIC ARRAYS IN ADAPTIVE DIGITAL-FILTERS
TASIC, J
SEGA, R
[J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 25 (1-5): : 107 - 112
[5] ON THE SYSTOLIC IMPLEMENTATION OF WAVE DIGITAL-FILTERS
MERTZIOS, BG
SCARLATOS, SS
[J]. AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1991, 45 (06): : 335 - 343
[6] On bit-level systolic arrays for least-squares digital contour smoothing
Glasa, J
[J]. COMPUTATIONAL SCIENCE - ICCS 2004, PROCEEDINGS, 2004, 3039 : 18 - 25
[7] DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS WITH DEPENDENCE GRAPH
LIU, CM
JEN, CW
[J]. SYSTOLIC ARRAY PROCESSORS, 1989, : 439 - 448
[8] A TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING
MADAN, BB
PARKER, SR
ZUBAIR, M
[J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1987, 6 (02) : 139 - 151
[9] DYNAMIC COMPUTATIONAL BLOCKS FOR BIT-LEVEL SYSTOLIC ARRAYS
JULLIEN, GA
MILLER, WC
GRONDIN, R
DELPUP, L
BIZZAN, SS
ZHANG, DP
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (01) : 14 - 22
[10] A BIT-LEVEL SYSTOLIC ARRAY FOR DIGITAL CONTOUR SMOOTHING
PETKOV, N
[J]. PARALLEL COMPUTING, 1989, 12 (03) : 301 - 313

← 1 2 3 4 5 →