共 50 条
- [1] APPLICATION OF BIT-LEVEL SYSTOLIC ARRAYS TO PIPELINED ARCHITECTURES FOR WAVE DIGITAL-FILTERS [J]. SYSTOLIC ARRAY PROCESSORS, 1989, : 504 - 513
- [2] ON THE APPROXIMATION OF FIR BY IIR DIGITAL-FILTERS [J]. IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (01): : 28 - 34
- [3] Implementation of a bit-level super-systolic FIR filter [J]. PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 206 - 209
- [4] A HIGH-PERFORMANCE BIT-LEVEL SYSTOLIC ARRAY FOR IIR FILTERING [J]. CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 553 - 557
- [5] A BIT-LEVEL SYSTOLIC ARRAY FOR DIGITAL CONTOUR SMOOTHING [J]. PARALLEL COMPUTING, 1989, 12 (03) : 301 - 313
- [9] RECONFIGURABLE SYSTOLIC ARRAY IMPLEMENTATION OF QUADRATIC DIGITAL-FILTERS [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1986, 33 (08): : 845 - 848