MULTIPROCESSOR ARCHITECTURES FOR HIGH-SPEED LAN DATA LINK LAYER

被引：1
|
作者：
LAOUAR, EH
BALL, E
GIBBS, DS
机构：
[1] Centre for Digital Communications, University of Salford
来源：
COMPUTER COMMUNICATIONS | 1992年 / 15卷 / 07期
关键词：
PROTOCOLS; LLC; LANS;
D O I：
10.1016/0140-3664(92)90006-Z
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper describes an implementation of LLC on an array of transputer processing nodes which permits the protocols to operate at close to the maximum theoretical speed of the Ethernet medium.
引用
收藏
页码：467 / 470
页数：4
相关论文
共 50 条
  • [41] HIGH-SPEED DEHACKING - MISSING LINK
    STUART, GL
    AMERICAN CERAMIC SOCIETY BULLETIN, 1973, 52 (04): : 411 - 411
  • [42] On the dynamic performance of high-speed ADC architectures
    Gustavsson, M
    Tan, NX
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : 21 - 24
  • [43] High-Speed Architectures for Parallel BCH Decoders
    Wei Liu
    Zhao Lifeng
    FRONTIERS OF MANUFACTURING AND DESIGN SCIENCE IV, PTS 1-5, 2014, 496-500 : 2269 - +
  • [44] DFE architectures for high-speed backplane applications
    Li, M
    Wang, S
    Kwasniewski, T
    ELECTRONICS LETTERS, 2005, 41 (20) : 1115 - 1116
  • [45] A scalable family of high-speed switch architectures
    Al-Mouhamed, M
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 32 - 35
  • [46] High-speed memory architectures for multimedia applications
    Oshima, Y
    Sheu, BJ
    Jen, SH
    IEEE CIRCUITS & DEVICES, 1997, 13 (01): : 8 - 13
  • [47] Device Architectures for High-speed SiGe HBTs
    Ruecker, H.
    Heinemann, B.
    2019 IEEE BICMOS AND COMPOUND SEMICONDUCTOR INTEGRATED CIRCUITS AND TECHNOLOGY SYMPOSIUM (BCICTS 2019), 2019,
  • [48] Architectures of high-speed wireless ATM networks
    Hac, A
    Hossain, A
    IEEE/AFCEA EUROCOMM 2000, CONFERENCE RECORD: INFORMATION SYSTEMS FOR ENHANCED PUBLIC SAFETY AND SECURITY, 2000, : 256 - 259
  • [49] High-speed VLSI architectures for the AES algorithm
    Zhang, XM
    Parhi, KK
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (09) : 957 - 967
  • [50] VLSI ARCHITECTURES FOR HIGH-SPEED RANGE ESTIMATION
    SASTRY, R
    RANGANATHAN, N
    JAIN, RC
    IEEE TRANSACTIONS ON PATTERN ANALYSIS AND MACHINE INTELLIGENCE, 1995, 17 (09) : 894 - 899
12345