KT-64: A New Block Cipher Suitable to Efficient FPGA Implementation

被引：0

作者：

Nguyen Lieu Minh ^{[1
]}

Nguyen Thien Luan ^{[1
]}

Luu Hong Dung ^{[1
]}

机构：

[1] Le Qui Don Tech Univ, Fac Informat Technol, 100 Hoang Quoc Viet, Hanoi, Vietnam

来源：

INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY | 2010年 / 10卷 / 01期

关键词：

Block cipher; Data-dependent operations; Hardware; implementation;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a new block cipher called KT-64. We make a cipher using components that are believed secure. The structure of KT-64 is very simple, strong and efficient. We use the controlled substitution-permutation networks (CSPNs) based on controlled elements (CEs) for designing fast block cipher suitable to cheap hardware implementation. Security estimations of KT64 cipher show that proposed cipher is high-level security. The synthesis results for hardware implementation (FPGA) prove that KT-64 is very efficient new cipher.

引用

页码：10 / 18

页数：9

共 50 条

[41] An Efficient Block Cipher Implementation on Many-Core Graphics Processing Units
Lee, Sangpil
Kim, Deokho
Yi, Jaeyoung
Ro, Won Woo
JOURNAL OF INFORMATION PROCESSING SYSTEMS, 2012, 8 (01): : 159 - 174
[42] A time and area efficient hardware implementation of the misty1 block cipher
Kitsos, P
Koufopavlou, O
Proceedings of the 46th IEEE International Midwest Symposium on Circuits & Systems, Vols 1-3, 2003, : 794 - 797
[43] FPGA Based Cipher Design & Implementation of Recursive Oriented Block Arithmetic and Substitution Technique (ROBAST)
Chakraborty, Rajdeep
Mandal, J. K.
INTERNATIONAL JOURNAL OF ADVANCED COMPUTER SCIENCE AND APPLICATIONS, 2011, 2 (04) : 54 - 59
[44] FPGA Implementation of Fast Serial 64-Points FFT/IFFT Block without Reordering Block
Kasim, Muhammad Firmansyah
Adiono, Trio
Fahreza, Muhammad
Zakiy, Muhammad Fadhli
2013 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2013,
[45] A high-performance ASIC implementation of the 64-bit block cipher CAST-128
Sugawara, Takeshi
Homma, Naoftuni
Aoki, Takafumi
Satoh, Akashi
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1859 - +
[46] An area-efficient digital pulsewidth modulation architecture suitable for FPGA implementation
Foley, RF
Kavanagh, RC
Marnane, WP
Egan, MG
APEC 2005: TWENTIETH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION, VOLS 1-3, 2005, : 1412 - 1418
[47] Reliable and Fault Diagnosis Architectures for Hardware and Software-Efficient Block Cipher KLEIN Benchmarked on FPGA
Aghaie, Anita
Kermani, Mehran Mozaffari
Azarderakhsh, Reza
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (04) : 901 - 905
[48] A High-Speed FPGA Implementation of A Bit-slice Ultra-Lightweight Block Cipher, RECTANGLE
Feizi, Soheil
Nemati, Ali
Ahmadi, Arash
Makki, Vahab Al-din
2015 5TH INTERNATIONAL CONFERENCE ON COMPUTER AND KNOWLEDGE ENGINEERING (ICCKE), 2015, : 206 - 211
[49] Efficient Implementation of Simeck Family Block Cipher on 16-bit MSP430
Park, Taehwan
Seo, Hwajeong
Lee, Garam
Kim, Howon
2017 NINTH INTERNATIONAL CONFERENCE ON UBIQUITOUS AND FUTURE NETWORKS (ICUFN 2017), 2017, : 983 - 988
[50] New Second-order Threshold Implementation of Sm4 Block Cipher
Shao, Tianyi
Wei, Bohua
Ou, Yu
Wei, Yongzhuang
Wu, Xiaonian
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2023, 39 (04): : 435 - 445

← 1 2 3 4 5 →