KT-64: A New Block Cipher Suitable to Efficient FPGA Implementation

被引：0

作者：

Nguyen Lieu Minh ^{[1
]}

Nguyen Thien Luan ^{[1
]}

Luu Hong Dung ^{[1
]}

机构：

[1] Le Qui Don Tech Univ, Fac Informat Technol, 100 Hoang Quoc Viet, Hanoi, Vietnam

来源：

INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY | 2010年 / 10卷 / 01期

关键词：

Block cipher; Data-dependent operations; Hardware; implementation;

D O I：

暂无

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a new block cipher called KT-64. We make a cipher using components that are believed secure. The structure of KT-64 is very simple, strong and efficient. We use the controlled substitution-permutation networks (CSPNs) based on controlled elements (CEs) for designing fast block cipher suitable to cheap hardware implementation. Security estimations of KT64 cipher show that proposed cipher is high-level security. The synthesis results for hardware implementation (FPGA) prove that KT-64 is very efficient new cipher.

引用

页码：10 / 18

页数：9

共 50 条

[21] An efficient hardware implementation of LED lightweight block cipher
Mhaouch, Ayoub
Ayadi, Wadhah
Ridha, Sarra
Issa, Khaled
Ben Abdelali, Abdessalem
Machhout, Mohsen
2024 IEEE 7TH INTERNATIONAL CONFERENCE ON ADVANCED TECHNOLOGIES, SIGNAL AND IMAGE PROCESSING, ATSIP 2024, 2024, : 312 - 316
[22] Efficient hardware implementation of SIMECK lightweight block cipher
Kumari S.
Mishra Z.
Acharya B.
International Journal of High Performance Systems Architecture, 2023, 11 (03) : 129 - 136
[23] An Efficient Hardware Implementation of FeW Lightweight Block Cipher
Nemati, Ali
Feizi, Soheil
Ahmadi, Arash
Haghiri, Saeed
Ahmadi, Majid
Alirezaee, Shahpour
2015 INTERNATIONAL SYMPOSIUM ON ARTIFICIAL INTELLIGENCE AND SIGNAL PROCESSING (AISP), 2015, : 273 - 278
[24] Modeling and optimization of the lightweight HIGHT block cipher design with FPGA implementation
Mohd, Bassam Jamil
Hayajneh, Thaier
Abu Khalaf, Zaid
Yousef, Khalil Mustafa Ahmad
SECURITY AND COMMUNICATION NETWORKS, 2016, 9 (13) : 2200 - 2216
[25] PIPELINE IMPLEMENTATION OF THE 128-BIT BLOCK CIPHER CLEFIA IN FPGA
Kryjak, Tomasz
Gorgon, Marek
FPL: 2009 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2009, : 373 - 378
[26] Software Implementation of New Symmetric Block Cipher
Dudek, Jakub
Machowski, Lukasz
Romanski, Lukasz
Swiety, Marcin
MULTIMEDIA COMMUNICATIONS, SERVICES, AND SECURITY, 2011, 149 : 216 - 224
[27] A Low-Cost and Flexible FPGA Implementation for SPECK Block Cipher
Nemati, Ali
Feizi, Soheil
Ahmadi, Arash
Makki, Vahab Al-din
2015 12TH INTERNATIONAL IRANIAN SOCIETY OF CRYPTOLOGY CONFERENCE ON INFORMATION SECURITY AND CRYPTOLOGY (ISCISC), 2015, : 42 - 47
[28] FPGA Design & Implementation of optimized RC5 Block Cipher
Acharya, Lomash Chandra
Purohit, Jyoti Prakash
Bairwa, Surendra Kumar
Kumawat, Harish Chandra
2017 2ND INTERNATIONAL CONFERENCE ON TELECOMMUNICATION AND NETWORKS (TEL-NET), 2017, : 360 - 365
[29] EFFICIENT FIR FILTER ARCHITECTURES SUITABLE FOR FPGA IMPLEMENTATION
EVANS, JB
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1994, 41 (07): : 490 - 493
[30] Architectures and FPGA implementations of the 64-bit MISTY1 block cipher
Kitsos, P.
Galanis, M. D.
Koufopavlou, O.
JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2006, 15 (06) : 817 - 831

← 1 2 3 4 5 →