MULTIPLIER-LESS FIR FILTER DESIGN USING A GENETIC ALGORITHM

被引:34
|
作者
WADE, G
ROBERTS, A
WILLIAMS, G
机构
[1] UNIV PLYMOUTH,CTR ENGN DESIGN,CHARLES CROSS CTR,PLYMOUTH PL4 8DE,DEVON,ENGLAND
[2] GEC PLESSEY SEMICOND,PLYMOUTH PL6 7BQ,DEVON,ENGLAND
来源
关键词
DIGITAL FILTERS; GENETIC ALGORITHMS;
D O I
10.1049/ip-vis:19941185
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new synthesis technique is described for multiplier-less FIR digital filters consisting of a cascade of primitive linear phase sections. For medium-order filters the search space for an optimal cascade is typically of the order of 10(30) and this can be examined in a computation efficient way using the parallel-search capability of a genetic algorithm (GA). A particular form of GA based upon multilevel or structured chromosomes has been developed for the primitive cascade problem. Initial results suggest that, for the cost of increased filter delay, a typical 2 : 1 advantage can be achieved in both VLSI chip area and clock rate compared to filters designed using the usual equiripple method.
引用
收藏
页码:175 / 180
页数:6
相关论文
共 50 条
  • [41] DTMF signals detector using multiplier-less resonators
    Okinawa National College of Technology, 905 Henoko, Nago-shi, Okinawa 905-2192, Japan
    不详
    不详
    [J]. IEEJ Trans. Electron. Inf. Syst., 2006, 5 (596-602):
  • [42] A design approach to a hierarchical structure FIR filter using genetic algorithm
    Saito H.
    Nakamura S.
    [J]. IEEJ Transactions on Electronics, Information and Systems, 2010, 130 (05) : 743 - 749+2
  • [43] The Optimal Design Method of FIR Filter Using the Improved Genetic Algorithm
    Zhao, An-Xin
    Tang, Xiao-Jun
    Zhang, Zhong-Hua
    Liu, Jun-Hua
    [J]. PROCEEDINGS OF THE 2014 9TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS (ICIEA), 2014, : 452 - +
  • [44] Design of FIR Filter using Novel Pipelined Bypass Multiplier
    Krishnamurthy, Saranya
    Kannan, Ramani
    Yahya, Erman Azwan
    Bingi, Kishore
    [J]. 2017 IEEE 3RD INTERNATIONAL SYMPOSIUM IN ROBOTICS AND MANUFACTURING AUTOMATION (ROMA), 2017,
  • [45] High Speed Multiplier for FIR Filter Design using Window
    Shukla, Tushar
    Shukla, Prabhat Kumar
    Prabhakar, Harish
    [J]. 2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 486 - 491
  • [46] Multiplier-less realization of a poly-phase filter using LUT-based FPGAs
    Turner, RH
    Woods, R
    Courtney, T
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 192 - 201
  • [47] A Novel Multiplier-Less LMS Adaptive Filter Design Based on Offset Binary Coded Distributed Arithmetic
    Ahmad, Shawez
    Khawaja, Sajid Gul
    Amjad, Naeem
    Usman, Muhammad
    [J]. IEEE ACCESS, 2021, 9 : 78138 - 78152
  • [48] Sparse FIR Filter Design Based on Genetic Algorithm
    Zhao, Heng
    Ye, Wen Bin
    Yu, Ya Jun
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 97 - 100
  • [49] Design of FIR filter ISOTA with the aid of genetic algorithm
    Chandra, Abhijit
    Kumar, Amit
    Roy, Subhabrata
    [J]. INTEGRATION-THE VLSI JOURNAL, 2021, 79 : 107 - 115
  • [50] Improved genetic algorithm based FIR filter design
    Chang, Liang
    Yu, Xinjie
    [J]. WCICA 2006: SIXTH WORLD CONGRESS ON INTELLIGENT CONTROL AND AUTOMATION, VOLS 1-12, CONFERENCE PROCEEDINGS, 2006, : 3476 - +