A Novel Multiplier-Less LMS Adaptive Filter Design Based on Offset Binary Coded Distributed Arithmetic

被引:9
|
作者
Ahmad, Shawez [1 ]
Khawaja, Sajid Gul [1 ]
Amjad, Naeem [1 ]
Usman, Muhammad [1 ]
机构
[1] Natl Univ Sci & Technol, Coll Elect & Mech Engn, Islamabad 46000, Pakistan
关键词
Adaptive filter; distributed arithmetic (DA); half memory algorithm (HM); least mean square (LMS); offset binary coding (OBC); ARCHITECTURE; SYSTEM; ALGORITHM;
D O I
10.1109/ACCESS.2021.3083282
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multiply-Accumulate (MAC) operation is the backbone of Least Mean Squares (LMS) digital adaptive filters. Implementing LMS on hardware platform as a Fully Dedicated Architecture (FDA) multiplier becomes bottleneck for higher order filters, prompting high area, cost and power requirements and hence renders the design unsuited for practical implementation. In this paper, we have proposed a composite design that makes use of Distributed Arithmetic (DA) to replace the bottleneck multiplier with memory units that store Partial Products (PPs) to emulate multiplication. The depth of these memory units tends to exponentially grow as the filter order rises. To manage that, we have used Half Memory algorithm (HM) and Offset Binary Coding (OBC) to refine the structure of PPs such that the memory size is reduced at least by a factor of 4 for the same filter order. The proposed design improves system's Throughput, Critical Path Delay, Power Consumption and FPGA Resource Utilization. However, it introduces Latency in both the output and update segments of the LMS algorithm. To provide an option between resource utilization and latency, we have suggested a mechanism to halve the originally produced latency by the Parallel Processing of input bit steam w.r.t even and odd bits. Moreover, we have also proposed a method that reduces the latency of update module at the slight expense of other design attributes. The fundamental structure of the proposed design is flexible owing to the dynamic memory structure as well as the option to choose between latency and resource minimization. Simulations have been carried out in Xilinx Vivado and conclusions have been drawn by comparing both FDA and DA based designs. Results for a 16-tap filter indicate a remarkable improvement in Throughput, Area Utilization and Power Consumption by 18%, 5% and 3.5% respectively at the expense of 4x escalated latency. The Half Latency method allowed the latency to drop 2x but with slightly elevated power and area attributes.
引用
收藏
页码:78138 / 78152
页数:15
相关论文
共 50 条
  • [1] Novel design of multiplier-less FFT processors
    Zhou, Yuan
    Noras, J. M.
    Shepherd, S. J.
    SIGNAL PROCESSING, 2007, 87 (06) : 1402 - 1407
  • [2] Design of reconfigurable multiplier-less filter structure based on IFIR for digital channelizer
    Varghese, Rinu C.
    Inbanila, K.
    Amir, A.
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2023, 171
  • [3] Design and implementation of Least Mean Square adaptive FIR filter using offset binary coding based Distributed Arithmetic
    Kalaiyarasi, D.
    Reddy, T. Kalpalatha
    MICROPROCESSORS AND MICROSYSTEMS, 2019, 71
  • [4] MULTIPLIER-LESS FIR FILTER DESIGN USING A GENETIC ALGORITHM
    WADE, G
    ROBERTS, A
    WILLIAMS, G
    IEE PROCEEDINGS-VISION IMAGE AND SIGNAL PROCESSING, 1994, 141 (03): : 175 - 180
  • [5] VLSI Implementation of Throughput Efficient Distributed Arithmetic Based LMS Adaptive Filter
    Khan, Mohd. Tasleem
    Ahamed, Shaik Rafi
    VLSI DESIGN AND TEST, 2017, 711 : 24 - 35
  • [6] A Distributed Arithmetic based Approach for the Implementation of the Sign-LMS Adaptive Filter
    Prakash, Surya M.
    Shaik, Rafi Ahamed
    2015 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION ENGINEERING SYSTEMS (SPACES), 2015, : 326 - 330
  • [7] Area-effective FIR filter design for multiplier-less implementation
    Lin, TJ
    Yang, TH
    Jen, CW
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 173 - 176
  • [8] DESIGN OF LINEAR-PHASE FILTER BANKS WITH MULTIPLIER-LESS LATTICE STRUCTURES
    Chen, Li
    Wang, Xiyan
    Peng, Ronghua
    Yang, Fu
    INTERNATIONAL JOURNAL ON SMART SENSING AND INTELLIGENT SYSTEMS, 2013, 6 (05): : 2234 - 2253
  • [9] Area and Power Efficient VLSI Architecture of Distributed Arithmetic Based LMS Adaptive Filter
    Khan, M. Tasleem
    Ahamed, Shaik Rafi
    2018 31ST INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2018 17TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID & ES), 2018, : 283 - 288
  • [10] Optimal Complexity Architectures for Pipelined Distributed Arithmetic-Based LMS Adaptive Filter
    Khan, Mohd Tasleem
    Shaik, Rafi Ahamed
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (02) : 630 - 642