A Novel Multiplier-Less LMS Adaptive Filter Design Based on Offset Binary Coded Distributed Arithmetic

被引:9
|
作者
Ahmad, Shawez [1 ]
Khawaja, Sajid Gul [1 ]
Amjad, Naeem [1 ]
Usman, Muhammad [1 ]
机构
[1] Natl Univ Sci & Technol, Coll Elect & Mech Engn, Islamabad 46000, Pakistan
关键词
Adaptive filter; distributed arithmetic (DA); half memory algorithm (HM); least mean square (LMS); offset binary coding (OBC); ARCHITECTURE; SYSTEM; ALGORITHM;
D O I
10.1109/ACCESS.2021.3083282
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Multiply-Accumulate (MAC) operation is the backbone of Least Mean Squares (LMS) digital adaptive filters. Implementing LMS on hardware platform as a Fully Dedicated Architecture (FDA) multiplier becomes bottleneck for higher order filters, prompting high area, cost and power requirements and hence renders the design unsuited for practical implementation. In this paper, we have proposed a composite design that makes use of Distributed Arithmetic (DA) to replace the bottleneck multiplier with memory units that store Partial Products (PPs) to emulate multiplication. The depth of these memory units tends to exponentially grow as the filter order rises. To manage that, we have used Half Memory algorithm (HM) and Offset Binary Coding (OBC) to refine the structure of PPs such that the memory size is reduced at least by a factor of 4 for the same filter order. The proposed design improves system's Throughput, Critical Path Delay, Power Consumption and FPGA Resource Utilization. However, it introduces Latency in both the output and update segments of the LMS algorithm. To provide an option between resource utilization and latency, we have suggested a mechanism to halve the originally produced latency by the Parallel Processing of input bit steam w.r.t even and odd bits. Moreover, we have also proposed a method that reduces the latency of update module at the slight expense of other design attributes. The fundamental structure of the proposed design is flexible owing to the dynamic memory structure as well as the option to choose between latency and resource minimization. Simulations have been carried out in Xilinx Vivado and conclusions have been drawn by comparing both FDA and DA based designs. Results for a 16-tap filter indicate a remarkable improvement in Throughput, Area Utilization and Power Consumption by 18%, 5% and 3.5% respectively at the expense of 4x escalated latency. The Half Latency method allowed the latency to drop 2x but with slightly elevated power and area attributes.
引用
收藏
页码:78138 / 78152
页数:15
相关论文
共 50 条
  • [31] Modified Sliding-Block Distributed Arithmetic with Offset Binary Coding for Adaptive Filters
    Huang, Walter
    Anderson, David V.
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 63 (01): : 153 - 163
  • [32] High Throughput Parallelized Realization Of Adaptive FIR Filter Based On Distributive Arithmetic Using Offset Binary Coding
    Prabakaran, Harish Babu Kundhu
    Yada, Akhil
    2019 10TH INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATION AND NETWORKING TECHNOLOGIES (ICCCNT), 2019,
  • [33] Distributed arithmetic-FIR filter design using Approximate Karatsuba Multiplier and VLCSA
    Krishnan, Sakkarai Samy Hari
    Vidhya, Krishnan
    EXPERT SYSTEMS WITH APPLICATIONS, 2024, 249
  • [34] A Multiplier-Less FRM-Based Reconfigurable Regulated Bank of Filter for Spectrum Hole Detection in IoT
    Varghese, Rinu C.
    Amir, A.
    Inbanila, K.
    IETE JOURNAL OF RESEARCH, 2024, 70 (08) : 6560 - 6571
  • [35] Design of multiplier-less minimum-phase filters based on sharpening compensated comb filters
    Jovanovic Dolecek, Gordana
    5TH INTERNATIONAL CONFERENCE ON MATHEMATICAL MODELING IN PHYSICAL SCIENCES (IC-MSQUARE 2016), 2016, 738
  • [36] A novel high performance distributed arithmetic adaptive filter implementation on an FPGA
    Allred, DJ
    Yoo, HJ
    Krishnan, V
    Huang, W
    Anderson, DV
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL V, PROCEEDINGS: DESIGN AND IMPLEMENTATION OF SIGNAL PROCESSING SYSTEMS INDUSTRY TECHNOLOGY TRACKS MACHINE LEARNING FOR SIGNAL PROCESSING MULTIMEDIA SIGNAL PROCESSING SIGNAL PROCESSING FOR EDUCATION, 2004, : 161 - 164
  • [37] ADAPTIVE FILTERS USING MODIFIED SLIDING-BLOCK DISTRIBUTED ARITHMETIC WITH OFFSET BINARY CODING
    Huang, Walter
    Anderson, David V.
    2009 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS 1- 8, PROCEEDINGS, 2009, : 545 - 548
  • [38] Design and Implementation of LMS Adaptive Filter Algorithm Based on FPGA
    Cai, Guanghui
    Liang, Chuan
    Yang, Jun
    Li, Hongye
    2013 2ND INTERNATIONAL SYMPOSIUM ON INSTRUMENTATION AND MEASUREMENT, SENSOR NETWORK AND AUTOMATION (IMSNA), 2013, : 383 - 385
  • [39] LMS adaptive notch filter design based on immune algorithm
    Chen, XP
    Gao, JF
    ADVANCES IN NEURAL NETWORKS - ISNN 2004, PT 1, 2004, 3173 : 311 - 316
  • [40] A Distributed Arithmetic based realization of the Least Mean Square Adaptive Decision Feedback Equalizer with Offset Binary Coding scheme
    Prakash, M. Surya
    Ahamed, Shaik Rafi
    SIGNAL PROCESSING, 2021, 185