DUAL PORT MEMORY MICROPROCESSOR SYSTEM FOR DATA LOGGING

被引：0
|
作者：
SMETHURST, G
机构：
来源：
MICROPROCESSORS AND MICROSYSTEMS | 1983年 / 7卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：263 / 267
页数：5
相关论文
共 50 条
  • [11] DUAL PORT, DUAL DATA WIDTH RANDOM-ACCESS MEMORY CONTROLLER.
    Anon
    [J]. IBM technical disclosure bulletin, 1985, 28 (01): : 20 - 23
  • [12] MLLE - A MICROPROCESSOR BASED LARGE LOGGING EXPERIMENTATION SYSTEM
    BEIER, G
    LIEBL, W
    LUTTER, R
    SCHOFFEL, K
    STANZEL, B
    STEINBERGER, K
    WILLERS, HG
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (05) : 3813 - 3815
  • [13] A DUAL-PORT FASTBUS MEMORY TO TEST THE L3 DATA ACQUISITION-SYSTEM
    CRISTOFORI, PP
    CESARONI, F
    FALCIANO, S
    MEDICI, G
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1988, 35 (02) : 1006 - 1010
  • [14] Analysis of Microprocessor System Interface with Memory
    Keat, Lim Chun
    Jambek, Asral Bahari
    Hashim, Uda
    [J]. 2015 IEEE INTERNATIONAL CIRCUITS AND SYSTEMS SYMPOSIUM (ICSYS), 2015, : 22 - 26
  • [15] MICROPROCESSOR CONTROLLED MEMORY TUNING SYSTEM
    HEUER, DA
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1979, 25 (04) : 677 - 683
  • [16] A Flexible Programmable Memory BIST for Embedded Single-Port Memory and Dual-Port Memory
    Park, Youngkyu
    Kim, Hong-Sik
    Choi, Inhyuk
    Kang, Sungho
    [J]. ETRI JOURNAL, 2013, 35 (05) : 808 - 818
  • [17] Design of a New Dual-port RAM on Data Acquisition System
    Chen Liwan
    Chen Qiang
    Huang Qinglong
    Liu Wanli
    [J]. 2011 INTERNATIONAL CONFERENCE ON FUTURE COMPUTER SCIENCE AND APPLICATION (FCSA 2011), VOL 2, 2011, : 544 - 547
  • [18] A 256K DUAL PORT MEMORY
    ISHIMOTO, S
    NAGAMI, A
    WATANABE, H
    KIYONO, J
    HIRAKAWA, N
    OKUYAMI, Y
    HOSOKAWA, F
    TOKUSHIGE, K
    [J]. ISSCC DIGEST OF TECHNICAL PAPERS, 1985, 28 : 38 - 39
  • [19] INEXPENSIVE DATA LOGGING SYSTEM
    LORIMER, DH
    BELL, AT
    [J]. INDUSTRIAL & ENGINEERING CHEMISTRY FUNDAMENTALS, 1976, 15 (01): : 71 - 74
  • [20] AVOIDING DEADLOCK WITH A DUAL-PORT MEMORY
    KRZYZAGORSKI, P
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1989, 25 (1-5): : 139 - 142
12345