AVOIDING DEADLOCK WITH A DUAL-PORT MEMORY

被引：2
|
作者：
KRZYZAGORSKI, P [1 ]
机构：
[1] POZNAN TECH UNIV,INST COMP SCI CONTROL ENGN & ROBOT,PL-60965 POZNAN,POLAND
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1989年 / 25卷 / 1-5期
关键词：
D O I：
10.1016/0165-6074(89)90186-5
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：139 / 142
页数：4
相关论文
共 50 条
  • [1] DUAL-PORT MEMORY
    WALKER, R
    [J]. ELECTRONICS & WIRELESS WORLD, 1988, 94 (1627): : 450 - 450
  • [2] Dual-port memory with reconfigurable structure
    Antchev, G
    Gigi, D
    [J]. PROCEEDINGS OF THE FIFTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 1999, : 348 - 351
  • [3] PAL CONTROLS SIMPLE DUAL-PORT MEMORY
    JAYAPANDIAN, J
    [J]. EDN, 1995, 40 (09) : 84 - 84
  • [4] Dual-Port Content Addressable Memory for Cache Memory Applications
    Abumwais, Allam
    Amirjanov, Adil
    Uyar, Kaan
    Eleyat, Mujahed
    [J]. CMC-COMPUTERS MATERIALS & CONTINUA, 2022, 70 (03): : 4583 - 4597
  • [5] A Flexible Programmable Memory BIST for Embedded Single-Port Memory and Dual-Port Memory
    Park, Youngkyu
    Kim, Hong-Sik
    Choi, Inhyuk
    Kang, Sungho
    [J]. ETRI JOURNAL, 2013, 35 (05) : 808 - 818
  • [6] PC-NC communication by dual-port memory
    Deák, F
    [J]. INTELLIGENT MANUFACTURING SYSTEMS 2003, 2003, : 163 - 167
  • [7] Optimization Algorithm of Dual-port Memory Mapping on FPGA
    Xu Yu
    Lin Yu
    Yang Haigang
    [J]. JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2020, 42 (10) : 2549 - 2556
  • [8] Optimization Algorithm of Dual-port Memory Mapping on FPGA
    Xu, Yu
    Lin, Yu
    Yang, Haigang
    [J]. Dianzi Yu Xinxi Xuebao/Journal of Electronics and Information Technology, 2020, 42 (10): : 2549 - 2556
  • [9] A DUAL-PORT FIFO MEMORY WITH UNLIMITED EXPANSION CAPABILITY
    HART, W
    FELLOWES, B
    [J]. ELECTRONICS AND POWER, 1985, 31 (11-1): : 817 - 818
  • [10] DUAL-PORT DESIGNS HELP MEMORY BOARDS KEEP PACE
    CHILD, J
    [J]. COMPUTER DESIGN, 1990, 29 (21): : 131 - 136
12345