NOVEL PROCESS BRINGS 200-MHZ SPEED TO FLOATING-POINT MATH

被引：0

|

作者：

MARRIN, K

机构：

来源：

COMPUTER DESIGN | 1986年 / 25卷 / 08期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

下载

收藏

页码：30 / 30

页数：1

相关论文

共 50 条

[21] TRADE MEMORY MANAGEMENT FOR FLOATING-POINT MATH ON 32-BIT MICROPROCESSORS
BURSKY, D
ELECTRONIC DESIGN, 1985, 33 (29) : 54 - 54
[22] ONE-BOARD PROCESSOR FOR FLOATING-POINT MATH SERVES 68000, MULTIBUS
BOND, J
ELECTRONIC DESIGN, 1983, 31 (02) : 38 - 38
[23] FPGA implementation of the high-speed floating-point operation
Ji, XS
Wang, SR
ICEMI 2005: Conference Proceedings of the Seventh International Conference on Electronic Measurement & Instruments, Vol 3, 2005, : 626 - 629
[24] FLOATING-POINT PROCESSOR DELIVERS SPEED TO 68020 030 SYSTEMS
WILSON, R
COMPUTER DESIGN, 1989, 28 (03): : 136 - 136
[25] PROCESSOR HANDLES DECIMAL, FLOATING-POINT ARITHMETIC WITH NO LOSS IN SPEED
OHR, S
ELECTRONIC DESIGN, 1983, 31 (22) : 39 - 40
[26] FLOATING-POINT SOLUTIONS SPEED MINI, MICRO NUMBER CRUNCHING
SCHINDLER, M
ELECTRONIC DESIGN, 1980, 28 (09) : 100 - &
[27] Novel rounding techniques on the NEON Floating-Point pipeline
Lutz, David R.
Hinds, Chris N.
2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 1342 - 1346
[28] MATH COPROCESSOR ICS - FLOATING-POINT CHIPS BOOST MU-P PERFORMANCE
GALLANT, J
TRAVIS, B
EDN, 1990, 35 (12) : 63 - &
[29] A 200-MHZ 16-BIT SUPER HIGH-SPEED SIGNAL PROCESSOR (SSSP) LSI
YAMASHINA, M
GOTO, JI
OKAMOTO, F
ANDO, KI
YAMADA, H
HORIUCHI, T
NAKAMURA, K
ENOMOTO, T
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (06) : 1668 - 1674
[30] INTERNAL FLOATING-POINT PROCESSOR FURTHER BOOSTS RISC MACHINE SPEED
OHR, S
ELECTRONIC DESIGN, 1984, 32 (18) : 38 - &

← 1 2 3 4 5 →