Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

被引：0
|
作者：
Khan, Mozammel H. A. [1 ]
机构：
[1] East West Univ, Dept Comp Sci & Engn, 43 Mohakhali, Dhaka 1212, Bangladesh
来源：
ENGINEERING LETTERS | 2007年 / 15卷 / 02期
关键词：
Decoder; demultiplexer; multiple-valued logic; multiplexer; quaternary logic; reversible logic;
D O I：
暂无
中图分类号：
T [工业技术];
学科分类号：
08 ;
摘要：
A quaternary reversible circuit is more compact than the corresponding binary reversible circuit in terms of number of input/output lines required. Decoder, multiplexer, and demultiplexer are very important building blocks of digital systems. In this paper, we show reversible realization of these circuits using quaternary shift gates (QSG), quaternary controlled shift gates (QCSG), and quaternary Toffoli gates (QTG). We also show the realization of multi-digit QCSG and QTG using QSGs and QCSG.
引用
收藏
页数：5
相关论文
共 50 条
  • [21] A simple unimolecular multiplexer/demultiplexer
    Amelia, Matteo
    Baroncini, Massimo
    Credi, Alberto
    ANGEWANDTE CHEMIE-INTERNATIONAL EDITION, 2008, 47 (33) : 6240 - 6243
  • [22] MICROCOMPUTER-AIDED DESIGN AND REALIZATION OF LOW INSERTION LOSS WAVELENGTH DIVISION MULTIPLEXER AND DEMULTIPLEXER
    MANNSCHKE, LP
    PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 399 : 92 - 97
  • [23] PRECHARGED CMOS QUATERNARY LOGIC ENCODER-DECODER CIRCUITS
    SINGH, AD
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (05) : 809 - 817
  • [24] Rotman Lens Used as a Demultiplexer/Multiplexer
    Zhang, Yunhua
    Fusco, Vincent
    2012 42ND EUROPEAN MICROWAVE CONFERENCE (EUMC), 2012, : 164 - 167
  • [25] QUATERNARY MULTIPLEXER
    KRISHNAN, G
    SHIVAPRASAD, AP
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1986, 61 (03) : 387 - 396
  • [26] Enzyme-Based Multiplexer and Demultiplexer
    Arugula, Mary A.
    Bocharova, Vera
    Halamek, Jan
    Pita, Marcos
    Katz, Evgeny
    JOURNAL OF PHYSICAL CHEMISTRY B, 2010, 114 (15): : 5222 - 5226
  • [27] CMOS multiplexer and demultiplexer for gigabit ethernet
    Guo, YW
    Zhang, ZP
    Hu, W
    Yang, LX
    2002 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS AND WEST SINO EXPOSITION PROCEEDINGS, VOLS 1-4, 2002, : 819 - 823
  • [28] GHZ MULTIPLEXER/DEMULTIPLEXER CONTROLLER.
    Anon
    IBM technical disclosure bulletin, 1985, 27 (10 A): : 5526 - 5529
  • [29] Design And Synthesis Of Combinational Circuits Using Reversible Decoder In Xilinx
    Naguboina, Gopi Chand
    Anusudha, K.
    2017 INTERNATIONAL CONFERENCE ON COMPUTER, COMMUNICATION AND SIGNAL PROCESSING (ICCCSP), 2017, : 34 - 39
  • [30] A Compact Realization of a Reversible Quantum n-to-2n Decoder
    Lisa, Nusrat Jahan
    Babu, Hafiz Md. Hasan
    2013 IEEE 4TH INTERNATIONAL CONFERENCE ON ELECTRONICS INFORMATION AND EMERGENCY COMMUNICATION (ICEIEC), 2014, : 90 - 93
12345