Reversible Realization of Quaternary Decoder, Multiplexer, and Demultiplexer Circuits

被引:0
|
作者
Khan, Mozammel H. A. [1 ]
机构
[1] East West Univ, Dept Comp Sci & Engn, 43 Mohakhali, Dhaka 1212, Bangladesh
关键词
Decoder; demultiplexer; multiple-valued logic; multiplexer; quaternary logic; reversible logic;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
A quaternary reversible circuit is more compact than the corresponding binary reversible circuit in terms of number of input/output lines required. Decoder, multiplexer, and demultiplexer are very important building blocks of digital systems. In this paper, we show reversible realization of these circuits using quaternary shift gates (QSG), quaternary controlled shift gates (QCSG), and quaternary Toffoli gates (QTG). We also show the realization of multi-digit QCSG and QTG using QSGs and QCSG.
引用
收藏
页数:5
相关论文
共 50 条
  • [11] CMOS QUATERNARY LOGIC ENCODER DECODER CIRCUITS
    ABDELBARR, MH
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1991, 71 (02) : 279 - 295
  • [12] Quantum realization of some quaternary circuits
    Khan, Md. Mahmud Muntakim
    Biswas, Ayan Kumar
    Chowdhury, Shuvro
    Tanzid, Mehbuba
    Mohsin, Kazi Mohammad
    Hasan, Masud
    Khan, Asif Islam
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 1983 - +
  • [13] OPTICAL MULTIPLEXER AND DEMULTIPLEXER
    WATANABE, R
    JAPAN ANNUAL REVIEWS IN ELECTRONICS COMPUTERS & TELECOMMUNICATIONS, 1983, 5 : 96 - 113
  • [14] RSFQ multiplexer and demultiplexer
    Zheng, L
    Yoshikawa, N
    Deng, J
    Meng, X
    Whiteley, S
    Van Duzer, T
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 1999, 9 (02) : 3310 - 3313
  • [15] RSFQ multiplexer and demultiplexer
    Zheng, L.
    Yoshikawa, N.
    Deng, J.
    Meng, X.
    Whiteley, S.
    Van Duzer, T.
    IEEE Transactions on Applied Superconductivity, 1999, 9 (2 III): : 3310 - 3313
  • [16] Polarization-encoded all-optical quaternary multiplexer and demultiplexer - A proposal
    Chattopadhyay, Tanay
    Roy, Jitendra Nath
    OPTIK, 2009, 120 (17): : 941 - 946
  • [17] An Efficient Approach for Reversible Realization of 1:4 Demultiplexer Circuit
    Shukla, Vandana
    Singh, O. P.
    Mishra, G. R.
    Tiwari, R. K.
    2016 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRICAL ELECTRONICS & SUSTAINABLE ENERGY SYSTEMS (ICETEESES), 2016, : 229 - 233
  • [18] Plasmonic integrated circuits comprising metal waveguides, multiplexer/demultiplexer, detectors, and logic circuits on a silicon substrate
    Fukuda, M.
    Ota, M.
    Sumimura, A.
    Okahisa, S.
    Ito, M.
    Ishii, Y.
    Ishiyama, T.
    INTEGRATED OPTICS: PHYSICS AND SIMULATIONS III, 2017, 10242
  • [20] Realization of 2: 4 reversible decoder and its applications
    Pandey, Neeta
    Dadhich, Nalin
    Talha, Mohd. Zubair
    2014 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2014, : 349 - 353