共 50 条
- [42] Implementation of VIP for bus interface logic of 32-bit processor using System Verilog [J]. INFORMACIJE MIDEM-JOURNAL OF MICROELECTRONICS ELECTRONIC COMPONENTS AND MATERIALS, 2018, 48 (04): : 205 - 211
- [43] Design and Analysis of 16-bit RISC Processor [J]. 2018 FOURTH INTERNATIONAL CONFERENCE ON COMPUTING COMMUNICATION CONTROL AND AUTOMATION (ICCUBEA), 2018,
- [44] 32-Bit ALU with Clockless Gates for RSFQ Bit-Parallel Processor [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2022, E105C (06): : 245 - 250
- [46] DSP processor combines with 32-bit CPU on a chip [J]. ELECTRONIC PRODUCTS MAGAZINE, 1996, 39 (07): : 22 - 22
- [47] A 32-bit RISC processor with concurrent error detection [J]. 24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 461 - 467
- [49] Design of 32-bit RISC processor and efficient verification [J]. KORUS 2003: 7TH KOREA-RUSSIA INTERNATIONAL SYMPOSIUM ON SCIENCE AND TECHNOLOGY, VOL 2, PROCEEDINGS: ELECTRICAL ENGINEERING AND INFORMATION TECHNOLOGY, 2003, : 222 - 227