FEEDTHROUGH IN EMITTER-COUPLED LOGIC CIRCUITS - COMMENT

被引：0
|
作者：
ROSENBERGER, FU [1 ]
机构：
[1] WASHINGTON UNIV,COMP SYST LAB,ST LOUIS,MO 63110
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1975年 / 10卷 / 06期
关键词：
D O I：
10.1109/JSSC.1975.1050660
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：545 / 545
页数：1
相关论文
共 50 条
  • [1] FEEDTHROUGH IN EMITTER-COUPLED LOGIC CIRCUITS
    RABBAT, NB
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, SC10 (02) : 97 - 105
  • [2] CASE FOR EMITTER-COUPLED LOGIC
    VACCA, AA
    [J]. ELECTRONICS, 1971, 44 (09): : 48 - &
  • [3] MODELING AND ANALYSIS OF BRIDGING FAULTS IN EMITTER-COUPLED LOGIC (ECL) CIRCUITS
    MENON, SM
    JAYASUMANA, AP
    MALAIYA, YK
    CLINKINBEARD, DR
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1993, 140 (04): : 220 - 226
  • [4] A FLEXIBLE APPROACH TO EMITTER-COUPLED LOGIC ARRAYS
    DAGOSTIN.M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (01) : 39 - &
  • [5] Emitter-Coupled Spin-Transistor Logic
    Friedman, Joseph S.
    Ismail, Yehea I.
    Memik, Gokhan
    Sahakian, Alan V.
    Wessels, Bruce W.
    [J]. PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 139 - 145
  • [6] A FLEXIBLE APPROACH TO EMITTER-COUPLED LOGIC ARRAYS
    DAGOSTIN.MV
    FELLER, A
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1969, SC 4 (01) : 13 - &
  • [7] Emitter-coupled spin-transistor logic
    Friedman, Joseph S.
    Peters, John A.
    Memik, Gokhan
    Wessels, Bruce W.
    Sahakian, Alan V.
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (06) : 2461 - 2469
  • [8] CURRENT SOURCES FOR EMITTER-COUPLED LOGIC-CIRCUITS AND THEIR APPLICATION TO SUB-NANOSECOND LOGIC INTEGRATED-CIRCUITS
    TANIGUCHI, K
    HAYASAKA, A
    KAJI, T
    YUMOTO, O
    [J]. ELECTRONICS & COMMUNICATIONS IN JAPAN, 1977, 60 (12): : 118 - 127
  • [9] PHASE NOISE IN EMITTER-COUPLED LOGIC FREQUENCY DIVIDES
    IKONNIKOV, AV
    YAKIMOV, AV
    [J]. RADIOTEKHNIKA I ELEKTRONIKA, 1992, 37 (08): : 1462 - 1466
  • [10] RISE TIME OF EMITTER-COUPLED LOGIC CIRCUITS INCLUDING EFFECTS OF COLLECTOR-TO-BASE CAPACITANCES
    BARNA, A
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1973, SC-8 (04) : 284 - 286
12345