共 50 条
- [5] Emitter-Coupled Spin-Transistor Logic [J]. PROCEEDINGS OF THE 2012 IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES (NANOARCH), 2012, : 139 - 145
- [7] DC TRIGGER IN EMITTER-COUPLED LOGIC. [J]. IBM Technical Disclosure Bulletin, 1972, 15 (06): : 1836 - 1837
- [8] Emitter-coupled spin-transistor logic [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2014, 74 (06) : 2461 - 2469
- [9] A Robust Programmable Static Frequency Divider in Low-Voltage Emitter-Coupled Logic [J]. PROCEEDINGS OF THE 2022 14TH GERMAN MICROWAVE CONFERENCE (GEMIC), 2022, : 57 - 60
- [10] Optimization of manufacturing of emitter-coupled logic to decrease surface of chip [J]. INTERNATIONAL JOURNAL OF MODERN PHYSICS B, 2015, 29 (05):