A Single-Event-Transient Hardened Phase Locked Loop for Clock and Data Recovery

被引：0
|
作者：
Hengzhou YUAN [1 ]
Bin LIANG [1 ]
Hao SANG [1 ]
Weixia XU [1 ]
Yang GUO [1 ]
Xi CHEN [1 ]
机构：
[1] National University of Defense Technology
来源：
Chinese Journal of Electronics | 2024年 / 33卷 / 02期
基金：
中国国家自然科学基金;
关键词：
D O I：
暂无
中图分类号：
TN911.8 [相位锁定、锁相技术];
学科分类号：
摘要：
A radiation-hardened phase-locked loop is proposed for phase interpolator clock and data recovery purposes. A sensitive node-compressed charge pump and multi-node cross coupling voltage-controlled oscillators are proposed in this phase-locked loop with the goal of achieving good jitter performance and improving anti-SET(SET,single-event transient) capability. The root mean square(RMS) jitter of the phase-locked loop is reduced from 3.7 ps to 2.58 ps at 2 GHz, while the laser threshold is improved from 120 p J to 370 p J compared to the unhardened phaselocked loop. The hardened phase-locked loop also does not lose its lock state from linear energy transfers(LETs) of 3.3 to 37.3 Me V·cm2/mg.
引用
收藏
页码：353 / 361
页数：9
相关论文
共 50 条
  • [41] Timing jitter analysis for clock recovery circuits based on an optoelectronic phase-locked loop (OPLL)
    Zibar, D
    Mork, J
    Oxenlowe, LK
    Galili, M
    Clausen, AT
    2005 CONFERENCE ON LASERS & ELECTRO-OPTICS (CLEO), VOLS 1-3, 2005, : 458 - 460
  • [42] Design of the clock recovery circuit with a phase-locked loop for 40 Gb/s optical receivers
    Park, CH
    Woo, DS
    Kim, KW
    Lim, SK
    34TH EUROPEAN MICROWAVE CONFERENCE, VOLS 1-3, CONFERENCE PROCEEDINGS, 2004, : 757 - 759
  • [43] Implementation of a phase-locked loop clock recovery module for 40 Gb/s optical receivers
    Park, CH
    Woo, DS
    Kim, TG
    Lim, SK
    Kim, KW
    2005 IEEE MTT-S International Microwave Symposium, Vols 1-4, 2005, : 2127 - 2130
  • [44] A digital phase locked loop used in SDH equipment clock
    Shi, GW
    Wang, Q
    Chen, M
    2000 2ND INTERNATIONAL CONFERENCE ON MICROWAVE AND MILLIMETER WAVE TECHNOLOGY PROCEEDINGS, 2000, : 231 - 234
  • [45] Design of A Low Voltage Phase Locked Loop for Clock Generation
    Venkateswarlu, Mannem
    Sarangam, K.
    2015 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, SIGNALS, COMMUNICATION AND OPTIMIZATION (EESCO), 2015,
  • [46] A hardened phase-locked loop using novel charge pump
    Liu, Huihua
    Zhang, Xian
    Li, Ping
    Xu, Xiaoliang
    2015 8TH INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE AND DESIGN (ISCID), VOL 2, 2015, : 566 - 568
  • [47] A Generalized Linear Model for Single Event Transient Propagation in Phase-Locked Loops
    Loveless, Thomas Daniel
    Massengill, Lloyd W.
    Holman, W. Timothy
    Bhuva, Bharat L.
    McMorrow, Dale
    Warner, Jeffrey H.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (05) : 2933 - 2947
  • [48] Accurate single-event-transient analysis via zero-delay logic simulation
    Violante, M
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2003, 50 (06) : 2113 - 2118
  • [49] DIGITAL CLOCK PHASE-SHIFTER WITHOUT A PHASE-LOCKED LOOP
    COOK, J
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (04): : 278 - 283
  • [50] High-speed clock recovery with phase-locked loop based on LiNbO3 modulators
    Zhu, GH
    Wang, Q
    Chen, HM
    Dutta, NK
    OPTICAL ENGINEERING, 2004, 43 (05) : 1056 - 1059
12345