Timing jitter analysis for clock recovery circuits based on an optoelectronic phase-locked loop (OPLL)

被引：0

作者：

Zibar, D ^{[1
]}

Mork, J ^{[1
]}

Oxenlowe, LK ^{[1
]}

Galili, M ^{[1
]}

Clausen, AT ^{[1
]}

机构：

[1] Tech Univ Denmark, Res Ctr COM, DK-2800 Lyngby, Denmark

来源：

2005 Conference on Lasers & Electro-Optics (CLEO), Vols 1-3 | 2005年

关键词：

D O I：

暂无

中图分类号：

O43 [光学];

学科分类号：

070207 ; 0803 ;

摘要：

Timing jitter of an OPLL based clock recovery is investigated. We demonstrate how loop gain, input and VCO signal jitter, loop filter bandwidth and a loop time delay influence jitter of the extracted clock signal. (c) 2005 Optical Society of America.

引用

页码：458 / 460

页数：3

共 50 条

[1] Phase noise analysis of clock recovery based on an optoelectronic phase-locked loop
Zibar, Darko
Mork, Jesper
Oxenlowe, Leif Katsuo
Clausen, Anders T.
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2007, 25 (03) : 901 - 914
[2] Ultrafast Phase Comparator for Phase-Locked Loop-Based Optoelectronic Clock Recovery Systems
Gomez-Agis, Fausto
Oxenlowe, Leif Katsuo
Kurimura, Sunao
Ware, Cedric
Mulvad, Hans Christian Hansen
Galili, Michael
Erasme, Didier
[J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2009, 27 (13) : 2439 - 2448
[3] JITTER ANALYSIS OF A PHASE-LOCKED DIGITAL TIMING RECOVERY-SYSTEM
PANAYIRCI, E
[J]. IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1992, 139 (03): : 267 - 275
[4] Analysis of the effects of time delay in clock recovery circuits based on phase-locked loops
Zibar, D
Oxenlowe, LK
Clausen, AT
Mork, J
Jeppesen, P
[J]. 2004 IEEE LEOS ANNUAL MEETING CONFERENCE PROCEEDINGS, VOLS 1 AND 2, 2004, : 316 - 317
[5] A 40 Gb/s clock and data recovery module with improved phase-locked loop circuits
Park, Hyun
Kim, Kang Wook
Lim, Sang-Kyu
Ko, Jesoo
[J]. ETRI JOURNAL, 2008, 30 (02) : 275 - 281
[6] 40 Gb/s clock recovery based on optical phase-locked loop
Quan, Shuang
Yao, Minyu
Zhang, Hongming
Zhang, Jun
[J]. Guangxue Xuebao/Acta Optica Sinica, 2007, 27 (08): : 1382 - 1386
[7] PERFORMANCE OF TIMING RECOVERY CIRCUITS WITH PHASE-LOCKED LOOP IN A LONG-CHAIN OF REGENERATIVE REPEATERS
YAMAMOTO, H
KUBO, S
[J]. ELECTRONICS & COMMUNICATIONS IN JAPAN, 1976, 59 (03): : 87 - 95
[8] Jitter optimization based on phase-locked loop design parameters
Mansuri, M
Yang, CKK
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (11) : 1375 - 1382
[9] DIGITAL PHASE-LOCKED LOOP WITH JITTER BOUNDED
WALTERS, SM
TROUDET, T
[J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (07): : 980 - 987
[10] JITTER REDUCTION OF A DIGITAL PHASE-LOCKED LOOP
YAMASHITA, M
TSUJI, T
NISHIMURA, T
MURATA, M
NAMEKAWA, T
[J]. PROCEEDINGS OF THE IEEE, 1976, 64 (11) : 1640 - 1641

← 1 2 3 4 5 →