Structural characterization of through silicon vias

被引：0
|
作者：
H. Bender
C. Drijbooms
P. Van Marcke
J. Geypen
H. G. G. Philipsen
A. Radisic
机构：
[1] IMEC,
来源：
Journal of Materials Science | 2012年 / 47卷
关键词：
Milling; High Aspect Ratio; Milled Face; Small Void; XeF2;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Different milling strategies for the structural characterization of through silicon vias on silicon wafers and in stacked dies are examined. For investigation of the filling quality, the most appropriate analysis technique is dual beam focused ion beam and scanning electron microscopy. The characterization of thin barriers and Cu seed layers requires transmission electron microscopy. An optimized TEM specimen preparation method is discussed.
引用
收藏
页码：6497 / 6504
页数：7
相关论文
共 50 条
  • [31] On the Futility of Thermal Through-Silicon-Vias
    Chou, Chung-Han
    Tsai, Nien-Yu
    Yu, Hao
    Shi, Yiyu
    Chien, Jui-Hung
    Chang, Shih-Chieh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [32] MULTISCALE MODELS FOR ELECTROPLATING OF THROUGH SILICON VIAS
    Khoo, K. H.
    Lai MingRui
    Ramanarayan, H.
    Hongmei, J.
    Wu, S.
    Joshi, C. A.
    Mangipudi, K. R.
    Cheng, J. J.
    Quek, S. S.
    Wu, D. T.
    Sridhar, N.
    Bharathi, M. S.
    2018 INTERNATIONAL WAFER LEVEL PACKAGING CONFERENCE (IWLPC), 2018,
  • [33] On the Futility of Thermal Through-Silicon-Vias
    Chou, Chung-Han
    Tsai, Nien-Yu
    Yu, Hao
    Shi, Yiyu
    Chien, Jui-Hung
    Chang, Shih-Chieh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [34] Electrical Modeling of Through Silicon and Package Vias
    Bandyopadhyay, Tapobrata
    Chatterjee, Ritwik
    Chung, Daehyun
    Swaminathan, Madhavan
    Tummala, Rao
    2009 IEEE INTERNATIONAL CONFERENCE ON 3D SYSTEMS INTEGRATION, 2009, : 330 - 337
  • [35] Special Section on Through Silicon Vias Foreword
    Kam, Dong Gun
    Kim, Joungho
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2011, 1 (02): : 152 - 153
  • [36] Power Noise Isolation in a Silicon Interposer with Through Silicon Vias
    Kim, Myunghoi
    Shin, Dong-Hwan
    Um, Man-Seok
    Yom, In-Bok
    2014 IEEE 16TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC), 2014, : 805 - 808
  • [37] Modeling and Characterization of Differential Multibit Carbon-Nanotube Through-Silicon Vias
    Hu, Qing-Hao
    Zhao, Wen-Sheng
    Fu, Kai
    Wang, Gaofeng
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (03): : 534 - 537
  • [38] Fabrication and electrical characterization of high aspect ratio poly-silicon filled through-silicon vias
    Dixit, Pradeep
    Vehmas, Tapani
    Vahanen, Sami
    Monnoyer, Philippe
    Henttinen, Kimmo
    JOURNAL OF MICROMECHANICS AND MICROENGINEERING, 2012, 22 (05)
  • [39] Multiwavelength Raman characterization of silicon stress near through-silicon vias and its inline monitoring applications
    Yoo, Woo Sik
    Kim, Jae Hyun
    Han, Seung Min
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2014, 13 (01):
  • [40] INTERFACIAL DELAMINATION BETWEEN THROUGH SILICON VIAS (TSVS) AND SILICON MATRIX
    Lu, Kuan Hsun
    Ryu, Suk-Kyu
    Zhao, Qiu
    Huang, Rui
    Ho, Paul S.
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 117 - 124
12345