Virtualizing on-chip distributed ScratchPad memories for low power and trusted application execution

被引:0
|
作者
Luis Angel D. Bathen
Dongyun Shin
Sung-Soo Lim
Nikil D. Dutt
机构
[1] University of California,Center for Embedded Computer Systems
[2] Irvine,School of Computer Science
[3] Kookmin University,undefined
来源
关键词
Information assurance; Security; Chip-multiprocessors; Policy; Scratchpad memory; Virtualization; Embedded systems;
D O I
暂无
中图分类号
学科分类号
摘要
Emerging multicore platforms are increasingly deploying distributed scratchpad memories to achieve lower energy and area together with higher predictability; but this requires transparent and efficient software management of these critical resources. In this paper, we introduce the concept of ScratchPad Memory virtualization, a hardware/software run-time layer (called SPMVisor) that virtualizes the scratchpad memory space in order to facilitate the use of distributed SPMs in an efficient, transparent and secure manner. We introduce the notion of virtual scratchpad memories (vSPMs), which can be dynamically created and managed as regular SPMs. The SPMVisor exploits policy-driven allocation strategies based on application privilege levels and data level prioritization metrics (e.g., utilization) to efficiently manage the on-chip memory real-estate. Our experimental results on Mediabench/CHStone benchmarks running on various Chip-Multiprocessor configurations and software stacks (RTOS, virtualization, secure execution) showed that SPMVisor enhances performance by 71 % on average and reduces power consumption by 79 % on average with respect to traditional context switching schemes. We showed the benefits of using vSPMs in a various environments (a RTOS multi-tasking environment, a virtualization environment, and a trusted execution environment). Furthermore, we explored the effects of mapping instructions and data onto vSPMs, and showed that sharing on-chip space reduces both execution time and energy by an average 16 % and 12 % respectively. We then compared our priority-driven memory allocation scheme with traditional dynamic allocation and showed an average 54 % execution time reduction and 65 % energy savings. Finally, to further validate the SPMVisor’s benefits, we modified the initial bus-based architecture to include a mesh-based CMP with up to 4×4 nodes. We were able to observe that SPMVisor’s priority-driven allocator was able to reduce execution time by an average 17 % with respect to competing allocation policies, while saving an average 65 % across various architectural configurations. We were also able to observe that SPMVisor reduces execution time by an average 12.6 % with respect to competing allocation policies, while saving an average 63.5 % in total energy for various architectural configuration running 1024 jobs.
引用
收藏
页码:377 / 409
页数:32
相关论文
共 50 条
  • [1] Virtualizing on-chip distributed ScratchPad memories for low power and trusted application execution
    Bathen, Luis Angel D.
    Shin, Dongyun
    Lim, Sung-Soo
    Dutt, Nikil D.
    [J]. DESIGN AUTOMATION FOR EMBEDDED SYSTEMS, 2013, 17 (02) : 377 - 409
  • [2] HaVOC: A Hybrid Memory-aware Virtualization Layer for On-Chip Distributed ScratchPad and Non-Volatile Memories
    Bathen, Luis Angel
    Dutt, Nikil
    [J]. 2012 49TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2012, : 447 - 452
  • [3] Comparative Analysis of Spintronic Memories for Low Power on-chip Caches
    Singh, Inderjit
    Raj, Balwinder
    Khosla, Mamta
    Kaushik, Brajesh Kumar
    [J]. SPIN, 2020, 10 (04)
  • [4] Managing Hybrid On-chip Scratchpad and Cache Memories for Multi-tasking Embedded Systems
    Zhou, Zimeng
    Ju, Lei
    Jia, Zhiping
    Li, Xin
    [J]. 2015 20TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2015, : 423 - 428
  • [5] Distributed On-Chip Power Delivery
    Koese, Selcuk
    Friedman, Eby G.
    [J]. IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2012, 2 (04) : 704 - 713
  • [6] Overlay techniques for scratchpad memories in low power embedded processors
    Verma, Manish
    Marwedel, Peter
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (08) : 802 - 815
  • [7] AN AREA MODEL FOR ON-CHIP MEMORIES AND ITS APPLICATION
    MULDER, JM
    QUACH, NT
    FLYNN, MJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (02) : 98 - 106
  • [8] A compact on-chip ECC for low cost flash memories
    Tanzawa, T
    Tanaka, T
    Takeuchi, K
    Shirota, R
    Aritome, S
    Watanabe, H
    Kemink, G
    Shimizu, K
    Sato, S
    Takeucki, Y
    Ohuchi, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (05) : 662 - 669
  • [9] A compact on-chip ECC for low cost flash memories
    Tanzawa, T
    Tanaka, T
    Takeuchi, K
    Shirota, R
    Aritome, S
    Watanabe, H
    Hemink, G
    Shimizu, K
    Sato, S
    Takeuchi, Y
    Ohuchi, K
    [J]. 1996 SYMPOSIUM ON VLSI CIRCUITS - DIGEST OF TECHNICAL PAPERS, 1996, : 74 - 75
  • [10] Application Development Flow for On-Chip Distributed Architectures
    Latif, Khalid
    Niazi, Moazzam
    Tenhunen, Hannu
    Seceleanu, Tiberiu
    Sezer, Sakir
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2008, : 163 - +