Virtualizing on-chip distributed ScratchPad memories for low power and trusted application execution

被引:0
|
作者
Luis Angel D. Bathen
Dongyun Shin
Sung-Soo Lim
Nikil D. Dutt
机构
[1] University of California,Center for Embedded Computer Systems
[2] Irvine,School of Computer Science
[3] Kookmin University,undefined
来源
关键词
Information assurance; Security; Chip-multiprocessors; Policy; Scratchpad memory; Virtualization; Embedded systems;
D O I
暂无
中图分类号
学科分类号
摘要
Emerging multicore platforms are increasingly deploying distributed scratchpad memories to achieve lower energy and area together with higher predictability; but this requires transparent and efficient software management of these critical resources. In this paper, we introduce the concept of ScratchPad Memory virtualization, a hardware/software run-time layer (called SPMVisor) that virtualizes the scratchpad memory space in order to facilitate the use of distributed SPMs in an efficient, transparent and secure manner. We introduce the notion of virtual scratchpad memories (vSPMs), which can be dynamically created and managed as regular SPMs. The SPMVisor exploits policy-driven allocation strategies based on application privilege levels and data level prioritization metrics (e.g., utilization) to efficiently manage the on-chip memory real-estate. Our experimental results on Mediabench/CHStone benchmarks running on various Chip-Multiprocessor configurations and software stacks (RTOS, virtualization, secure execution) showed that SPMVisor enhances performance by 71 % on average and reduces power consumption by 79 % on average with respect to traditional context switching schemes. We showed the benefits of using vSPMs in a various environments (a RTOS multi-tasking environment, a virtualization environment, and a trusted execution environment). Furthermore, we explored the effects of mapping instructions and data onto vSPMs, and showed that sharing on-chip space reduces both execution time and energy by an average 16 % and 12 % respectively. We then compared our priority-driven memory allocation scheme with traditional dynamic allocation and showed an average 54 % execution time reduction and 65 % energy savings. Finally, to further validate the SPMVisor’s benefits, we modified the initial bus-based architecture to include a mesh-based CMP with up to 4×4 nodes. We were able to observe that SPMVisor’s priority-driven allocator was able to reduce execution time by an average 17 % with respect to competing allocation policies, while saving an average 65 % across various architectural configurations. We were also able to observe that SPMVisor reduces execution time by an average 12.6 % with respect to competing allocation policies, while saving an average 63.5 % in total energy for various architectural configuration running 1024 jobs.
引用
收藏
页码:377 / 409
页数:32
相关论文
共 50 条
  • [21] On-chip Optical Diode with Low Power Consumption
    Qiu, Huaqing
    Cheng, Zhao
    Zhou, Feng
    Dong, Jianji
    Zhang, Xinliang
    2017 CONFERENCE ON LASERS AND ELECTRO-OPTICS PACIFIC RIM (CLEO-PR), 2017,
  • [22] A Very Low Cost BCH Decoder for High Immunity of On-Chip Memories
    Seo, Haejun
    Han, Sehwan
    Heo, Yoonseok
    Cho, Taewon
    GRID AND DISTRIBUTED COMPUTING, CONTROL AND AUTOMATION, 2010, 121 : 236 - +
  • [23] Distributed On-Chip Power Supply for Security Enhancement in Multicore NoC
    Liu, Xingye
    Ampadu, Paul
    34TH IEEE INTERNATIONAL SYSTEM ON CHIP CONFERENCE (SOCC), 2021, : 212 - 217
  • [24] A low latency and low power indirect topology for on-chip communication
    Gulzari, Usman Ali
    Khan, Sarzamin
    Sajid, Muhammad
    Anjum, Sheraz
    Torres, Frank Sill
    Sarjoughian, Hessam
    Gani, Abdullah
    PLOS ONE, 2019, 14 (10):
  • [25] Efficient and accurate modeling of power supply noise on distributed on-chip power networks
    Zheng, LR
    Li, BX
    Tenhunen, H
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 513 - 516
  • [26] Low power on-chip thermal sensors based on wires
    Datta, Basab
    Burleson, Wayne P.
    VLSI-SOC 2007: PROCEEDINGS OF THE 2007 IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, 2007, : 258 - +
  • [27] Low power on-chip clocking for nanomagnetic logic circuits
    Zhang, Mingliang
    Cai, Li
    Yang, Xiaokuo
    Cui, Huanqing
    Wang, Zhichun
    Feng, Chaowen
    Wang, Sen
    MICRO & NANO LETTERS, 2014, 9 (10) : 753 - 755
  • [28] On-chip static and dynamic monitors for low power applications
    Bishnu Prasad Das
    CSI Transactions on ICT, 2020, 8 (2) : 123 - 127
  • [29] Encoding circuits for low power optical on-chip communications
    Olivieri, M
    Pappalardo, F
    Visalli, G
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 5206 - 5209
  • [30] Towards Low-Power On-chip Auditory Processing
    Sourabh Ravindran
    Paul Smith
    David Graham
    Varinthira Duangudom
    David V. Anderson
    Paul Hasler
    EURASIP Journal on Advances in Signal Processing, 2005