Comparative Analysis of Noise Behavior of Highly Doped Double Pocket Double-Gate and Single-Gate Negative Capacitance FET

被引:0
|
作者
Jagritee Malvika
Vivek Talukdar
Bijit Kumar
Kavicharan Choudhuri
机构
[1] National Institute of Technology Silchar,Department of Electronics and Communication Engineering
[2] Indian Institute of Technology Bombay,Department of Electrical Engineering
来源
关键词
Negative capacitance; HDDP-DG-NCFET; SG-NCFET; power spectral density; noise degradation; temperature;
D O I
暂无
中图分类号
学科分类号
摘要
This work employs comparative analysis to explore the noise behavior of a single-gate negative capacitance field-effect transistor (SG-NCFET) and highly doped double pocket double-gate negative capacitance FET (HDDP-DG-NCFET). This study examines the voltage noise power spectral density (Svg) and current noise power spectral density (Sid) under the effects of scaling and varying factors such as ferroelectric thickness (Tfe), dielectric material, oxide thickness (Tox), frequency and varying temperatures (200–400 K). The results show that the values of Sid and Svg are better for the HDDP-DG-NCFET than the SG-NCFET device. The study also reveals that generation recombination (G–R) noise of net power spectral densities predominates primarily at lower and medium frequencies, whereas diffusion noise predominates at higher frequencies. Similarly, it is observed that the flicker noise is notable at lower frequencies. In addition, this investigation emphasize on the examination of net Svg with regard to frequency for various ferroelectric thicknesses, which shows that the lowest Svg is achieved at 10 Hz for Tfe = 7 nm as compared to various ferroelectric thicknesses. Finally, the temperature study of the noise performance revealed that, the impact of increased noise is more pronounced at small gate voltages (Vg) and lower temperatures, with G–R noise as the predominating noise component.
引用
收藏
页码:6203 / 6215
页数:12
相关论文
共 50 条
  • [1] Comparative Analysis of Noise Behavior of Highly Doped Double Pocket Double-Gate and Single-Gate Negative Capacitance FET
    Malvika, Jagritee
    Talukdar, Jagritee
    Kumar, Vivek
    Choudhuri, Bijit
    Mummaneni, Kavicharan
    JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (09) : 6203 - 6215
  • [2] Geometric Magnetoresistance and Mobility Behavior in Single-Gate and Double-Gate SOI Devices
    Rodriguez, N.
    Doneth, L.
    Gamiz, F.
    Cristoloveanu, S.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 51 - +
  • [3] Double-Gate Tunneling FET with Asymmetric Gate Structure and Pocket Source
    Li, Dan
    Lou, Haijun
    Lin, Xinnan
    Zhang, Lining
    Chan, Mansun
    2014 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2014,
  • [4] Simulation and Analysis of Quantum Capacitance in Single-Gate MOSFET, Double-Gate MOSFET and CNTFET devices for Nanometre Regime
    Sinha, Sanjeet Kumar
    Chaudhury, Saurabh
    PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, DEVICES AND INTELLIGENT SYSTEMS (CODLS), 2012, : 157 - 160
  • [5] Inversion gate capacitance of undoped single-gate and double-gate field-effect transistor geometries in the extreme quantum limit
    Majumdar, Amlan
    JOURNAL OF APPLIED PHYSICS, 2015, 117 (20)
  • [6] Reduced Gate Capacitance of Dual Metal Double Gate over Single Metal Double Gate Tunnel FET: A Comparative Study
    Gupta, Divyam
    Bagga, Navjeet
    Dasgupta, S.
    2018 CONFERENCE ON EMERGING DEVICES AND SMART SYSTEMS (ICEDSS), 2018, : 110 - 112
  • [7] Design and performance analysis of double-gate MOSFET over single-gate MOSFET for RF switch
    Srivastava, Viranjay M.
    Yadav, K. S.
    Singh, G.
    MICROELECTRONICS JOURNAL, 2011, 42 (03) : 527 - 534
  • [8] Accurate Calculation of Gate Tunneling Current in Double-Gate and Single-Gate SOI MOSFETs Through Gate Dielectric Stacks
    Chaves, Ferney A.
    Jimenez, David
    Garcia Ruiz, Francisco J.
    Godoy, Andres
    Sune, Jordi
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2012, 59 (10) : 2589 - 2596
  • [9] Semiconductor Capacitance Penalty per Gate in Single- and Double-Gate FETs
    Majumdar, Amlan
    IEEE ELECTRON DEVICE LETTERS, 2014, 35 (06) : 609 - 611
  • [10] Analysis of Negative Capacitance Source Pocket Double-Gate TFET with Steep Subthreshold and High ON-OFF Ratio
    Babu, K. Murali Chandra
    Goel, Ekta
    JOURNAL OF ELECTRONIC MATERIALS, 2024, 53 (07) : 3861 - 3869