Implementation of MAC-based RTL module for Inverse DCT in H.264/AVC

被引:0
|
作者
Ki-Hong Park
Won-Ki Ju
Yoon-Ho Kim
机构
[1] Mokwon University,
来源
关键词
Functional Unit; FPGA; H.264/AVC; Inverse DCT;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we implemented the MAC-based RTL module for inverse DCT in H.264/AVC to improve applicability, to reduce processing time and utilize resources. The paper highlights design of FU architecture, its interconnection topology, regular formula of inverse DCT and array processor mapping as well as MAC-based RTL module constructing. Multi-directional FUA and FPGA were presented along with an evaluated performance and simulation result. Hence, the paper encompasses design of single FU that was verified with the performance test at maximum frequency 200 MHz; the designed 4-by-4 FUA operates over 100 MHz. The proposed multi-directional FU can be extended to n-by-n FUA that functionality can be extended to next video coding standard (H.265/HEVC).
引用
收藏
页码:213 / 224
页数:11
相关论文
共 50 条
  • [41] Fast deblocking filter implementation method for H.264/AVC
    Department of Institute of Technology and Science, Graduate School of Engineering, Tokushima University, Minami-Jyosanjima 2-1, Tokushima City, 770-8506, Japan
    Int. J. Innov. Comput. Inf. Control, 2009, 11 (3983-3993):
  • [42] FAST DEBLOCKING FILTER IMPLEMENTATION METHOD FOR H.264/AVC
    Song, Tian
    Hayashi, Yoshinori
    Shimamoto, Takashi
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2009, 5 (11A): : 3983 - 3993
  • [43] Implementation of Different Architectures of Forward 4x4 Integer DCT For H.264/AVC Encoder
    Ringnyu, Bunji Antoinette
    Tangel, Ali
    Karabulut, Emre
    2017 10TH INTERNATIONAL CONFERENCE ON ELECTRICAL AND ELECTRONICS ENGINEERING (ELECO), 2017, : 423 - 427
  • [44] High throughput FPGA based architecture for H.264/AVC inverse transforms and quantization
    Agostini, Luciano
    Porto, Marcelo
    Guentzel, Jose Luis
    Porto, Roger
    Bampi, Sergio
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 281 - +
  • [45] H.264 video decoder design: Beyond RTL design implementation
    Kim, Youngsoo
    Edmonson, William
    2006 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, 2006, : 107 - 112
  • [46] LOW-COMPLEXITY INVERSE INTEGER TRANSFORM IN H.264/AVC
    Hsia, Meng-Lin
    Chen, Oscal T. -C.
    2010 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO (ICME 2010), 2010, : 826 - 830
  • [47] Forward and inverse 2-D DCT architectures targeting HDTV for H.264/AVC video compression standard
    Agostini, L.
    Porto, R.
    Porto, M.
    Silva, T.
    Rosa, L.
    Guntzel, J.
    Silva, I.
    Bampi, S.
    LATIN AMERICAN APPLIED RESEARCH, 2007, 37 (01) : 11 - 16
  • [48] FPGA Based Implementation of Quantization and its Inverse for H.264 Codec
    Mukherjee, R.
    Keyur, S.
    Sandeep, E.
    Chakrabarti, I.
    Sengupta, S.
    2013 IEEE CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES (ICT 2013), 2013, : 986 - 989
  • [49] A Steganalytic Algorithm to Detect DCT-based Data Hiding Methods for H.264/AVC Videos
    Wang, Peipei
    Cao, Yun
    Zhao, Xianfeng
    Zhu, Meineng
    IH&MMSEC'17: PROCEEDINGS OF THE 2017 ACM WORKSHOP ON INFORMATION HIDING AND MULTIMEDIA SECURITY, 2017, : 123 - 133
  • [50] An RNS based transform Architecture for H.264/AVC
    Are, Raghunath Babu
    Rajan, K.
    2008 IEEE REGION 10 CONFERENCE: TENCON 2008, VOLS 1-4, 2008, : 1743 - +