Thermocouples with Built-In Self-testing

被引:0
|
作者
Su Jun
Orest Kochan
Roman Kochan
机构
[1] Hubei University of Technology,School of Computer Science
[2] Lviv National Polytechnic University,undefined
来源
关键词
Built-in self-testing; Self-testing; Thermocouple; Thermocouple inhomogeneity; Thermocouple drift model;
D O I
暂无
中图分类号
学科分类号
摘要
The aim of this paper is to create a method of built-in self-testing of thermocouples in situ. This aim is achieved by using the equivalent operating time of the thermocouple. The method does not require replacement of thermocouples from their operating place as it could be done during the operation of the thermocouples. The only necessary condition, that makes self-testing possible, is a constant measuring junction temperature during the procedure of self-testing. The determined equivalent operating time allows finding the place of a given thermocouple in the thermocouple’s drift model as well as in the model of thermoelectric inhomogeneity.
引用
收藏
相关论文
共 50 条
  • [21] Getting errors to catch themselves - Self-testing of VLSI circuits with built-in hardware
    Das, SR
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2005, 54 (03) : 941 - 955
  • [22] Built-in self-testing based on compressed 2-dimensional signature analysis
    Cai, CX
    Wang, XT
    Peng, YN
    2001 CIE INTERNATIONAL CONFERENCE ON RADAR PROCEEDINGS, 2001, : 885 - 888
  • [23] Pseudorandom test pattern generators for built-in self-testing: A power reduction method
    Murashko, IA
    Yarmolik, VN
    AUTOMATION AND REMOTE CONTROL, 2004, 65 (08) : 1265 - 1275
  • [24] Exploiting Structural Redundancy of SIMD Accelerators for their Built-In Self-Testing/Diagnosis and Reconfiguration
    Strano, Alessandro
    Bertozzi, Davide
    Grasset, Arnaud
    Yehia, Sami
    ASAP 2011 - 22ND IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP 2011), 2011, : 141 - 148
  • [25] A new test pattern generator design approach for VLSI built-in self-testing
    Yarmolik, VN
    Murashko, IA
    AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1995, (06): : 25 - 35
  • [26] A NEW APPROACH TO THE DESIGN OF BUILT-IN SELF-TESTING PLAS FOR HIGH FAULT COVERAGE
    UPADHYAYA, SJ
    SALUJA, KK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 60 - 67
  • [27] The method of parallel-sequential built-in self-testing in integrated circuits of the type SFPGAS
    G. P. Aksenova
    V. F. Khalchev
    Automation and Remote Control, 2007, 68 : 149 - 159
  • [28] The method of parallel-sequential built-in self-testing in integrated circuits of the type SFPGAS
    Aksenova, G. P.
    Khalchev, V. F.
    AUTOMATION AND REMOTE CONTROL, 2007, 68 (01) : 149 - 159
  • [29] A Josephson built-in self-testing (JBIST) system for gigahertz functional tests of Josephson RAMs
    Hashimoto, Y
    Tahara, S
    Nagasawa, S
    Numata, H
    Kato, C
    Aoyagi, M
    Nakagawa, H
    Kurosawa, I
    Takada, S
    SUPERCONDUCTOR SCIENCE & TECHNOLOGY, 1996, 9 (4A): : A50 - A54
  • [30] Hierarchical built-in self-testing and FPGA based healing methodology for system-on-a-chip
    Venishetti, Sandeep K.
    Akoglu, Ali
    Kalra, Rahul
    NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, 2007, : 717 - +