共 50 条
- [21] Using Formal Verification of Parameterized Systems in RAW Hazard Analysis in Microprocessors [J]. 2014 15TH INTERNATIONAL MICROPROCESSOR TEST AND VERIFICATION WORKSHOP (MTV 2014), 2015, : 83 - 89
- [22] Exploiting signal unobservability for efficient translation to CNF in formal verification of microprocessors [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, : 266 - 271
- [23] The MODUS Approach to Formal Verification [J]. BUSINESS SYSTEMS RESEARCH JOURNAL, 2014, 5 (01): : 21 - 33
- [24] The PERF Approach for Formal Verification [J]. RELIABILITY, SAFETY, AND SECURITY OF RAILWAY SYSTEMS: MODELLING, ANALYSIS, VERIFICATION, AND CERTIFICATION, RSSRAIL 2016, 2016, 9707 : 203 - 214
- [25] An easy approach to formal verification [J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 120 - 124
- [26] Formal verification of superscalar microprocessors with multicycle functional units, exceptions, and branch prediction [J]. 37TH DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2000, 2000, : 112 - 117
- [27] Method for Formal Verification of Soft-Error Tolerance Mechanisms in Pipelined Microprocessors [J]. FORMAL METHODS AND SOFTWARE ENGINEERING, 2010, 6447 : 355 - 370
- [29] Effective use of Boolean satisfiability procedures in the formal verification of superscalar and VLIW microprocessors [J]. 38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 226 - 231
- [30] AN INFORMAL APPROACH TO FORMAL (ALGEBRAIC) SPECIFICATIONS [J]. COMPUTER JOURNAL, 1985, 28 (01): : 59 - 67