Design and Optimization of Multiplierless FIR Filters Using Sub-Threshold Circuits

被引:0
|
作者
Yingbo Hu
Keshab K. Parhi
机构
[1] Marvell Technology Group Ltd.,Department of Electrical and Computer Engineering
[2] University of Minnesota,undefined
来源
关键词
FIR filter; Multiplierless; Sub-threshold circuits; Minimum energy point;
D O I
暂无
中图分类号
学科分类号
摘要
This paper develops and demonstrates the design and optimization method for fixed coefficient Finite Impulse Response (FIR) filters using sub-threshold circuits to achieve the minimum energy per operation. Sub-threshold circuit current, delay, power consumption, energy per operation and temperature dependence are modeled theoretically and analyzed using Matlab. Then the filter design and optimization are presented. With a frequency characteristic of 80 dB magnitude and 9.6 kHz bandwidth, the 16-bit fixed-point coefficients of the linear phase equiripple low-pass filter are generated from Matlab. Canonical Signed Digit (CSD) arithmetic is used for multiplierless design to improve both cost and performance. The transposed structure and symmetry structure are applied to optimize the delay and cost further. Horner’s rule is used to improve the precision. Tree-height reduction and subexpression sharing at Register Transfer Level (RTL) are used for further delay and cost reduction. Six versions of the filter with the same group of coefficients are designed and synthesized using Design Compiler with a 65 nm process. Synthesis results show that the area of the final version is reduced by 44% compared with the original design at a fixed frequency of 250 MHz, and at the highest frequency of each design, the area is reduce by about 23% while the performance is improved by 60%. These results show the design and optimization method developed in this paper can improve both the area and performance significantly. One adder from the synthesis netlist is simulated at the transistor-level using HSPICE to obtain characteristics of sub-threshold operations. The supply voltage varies from 1.2 to 0.08 V and temperatures from 0 to 110°C. The experiment results verify most characteristics of the sub-threshold models, but also reveal some limitations and defects of the theoretical models and previous results. The observations are discussed carefully with quantitative and qualitative analysis. For 25°C, the minimum energy point for the adder is 0.22 V. Finally, the results of the adder are used to estimate the energy per operation for the filters. For a fixed frequency of 36.4 kHz at 0.22 V, the estimated energy values vary from 4.8 to about 2.7 pJ for the six designed filters.
引用
收藏
页码:259 / 274
页数:15
相关论文
共 50 条
  • [41] The Design of Sub-threshold Reference Circuit Using Resistor Temperature Compensation
    Luo Li
    Cai Xiaowei
    Li Zheying
    [J]. 2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 78 - +
  • [42] A Design Strategy for Sub-Threshold Circuits Considering Energy-Minimization and Yield-Maximization
    Kawashima, Junya
    Ochi, Hiroyuki
    Tsutsui, Hiroshi
    Sato, Takashi
    [J]. 2011 IEEE INTERNATIONAL SOC CONFERENCE (SOCC), 2011, : 57 - 62
  • [43] The design of multiplierless FIR filters with a minimum adder step and reduced hardware complexity
    Maskell, Douglas L.
    Leiwo, Jussipekka
    Patra, Jagdish C.
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 605 - +
  • [44] Design of High-Speed Multiplierless Linear-Phase FIR Filters
    Ye, Wen Bin
    Lou, Xin
    Yu, Ya Jun
    [J]. 2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 2964 - 2967
  • [45] A Design Technique for Two-Dimensional Multiplierless FIR Filters for Video Applications
    Banzato, Luca
    Benvenuto, Nevio
    Cortelazzo, Guido Maria
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (03) : 273 - +
  • [46] Design of Low-Power Multiplierless Linear-Phase FIR Filters
    Ye, Wen Bin
    Lou, Xin
    Yu, Ya Jun
    [J]. IEEE ACCESS, 2017, 5 : 23466 - 23472
  • [47] Design of multiplierless programmable linear phase narrowband-bandpass FIR filters
    Sivaramakrishnan, K
    Linscott, IR
    Tyler, GL
    [J]. 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3, PROCEEDINGS, 2004, : 493 - 496
  • [48] A modified micro-genetic algorithm for the design of multiplierless digital FIR filters
    Cen, L
    Lian, Y
    [J]. TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : A52 - A55
  • [49] A variation-tolerant sub-threshold design approach
    Jayakumar, N
    Khatri, SR
    [J]. 42ND DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2005, 2005, : 716 - 719
  • [50] The design of voltage reference source of sub-threshold CMOS
    Song, M. X.
    Cao, Y. W.
    Sun, D.
    [J]. INFORMATION SCIENCE AND ELECTRONIC ENGINEERING, 2017, : 441 - 443