Adaptive Thread Scheduling in Chip Multiprocessors

被引：0
|
作者：
Ismail Akturk
Ozcan Ozturk
机构：
[1] University of Missouri,Department of Electrical Engineering and Computer Science
[2] Bilkent University,Department of Computer Engineering
来源：
International Journal of Parallel Programming | 2019年 / 47卷
关键词：
Adaptive scheduling; Chip multiprocessors; Inter-thread contention; Multi-metric scoring;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The full potential of chip multiprocessors remains unexploited due to architecture oblivious thread schedulers employed in operating systems. We introduce an adaptive cache-hierarchy-aware scheduler that tries to schedule threads in a way that inter-thread contention is minimized. A novel multi-metric scoring scheme is used which specifies L1 cache access characteristics of threads. Scheduling decisions are made based on these multi-metric scores of threads.
引用
收藏
页码：1014 / 1044
页数：30
相关论文
共 50 条
  • [1] Adaptive Thread Scheduling in Chip Multiprocessors
    Akturk, Ismail
    Ozturk, Ozcan
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2019, 47 (5-6) : 1014 - 1044
  • [2] Variation-Aware Scheduling for Chip Multiprocessors with Thread Level Redundancy
    Dong, Jianbo
    Zhang, Lei
    Han, Yinhe
    Yan, Guihai
    Li, Xiaowei
    [J]. IEEE 15TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2009, : 17 - 22
  • [3] Thread scheduling for multiprogrammed multiprocessors
    Arora, NS
    Blumofe, RD
    Plaxton, CG
    [J]. THEORY OF COMPUTING SYSTEMS, 2001, 34 (02) : 115 - 144
  • [4] Thread Scheduling for Multiprogrammed Multiprocessors
    N. S. Arora
    R. D. Blumofe
    C. G. Plaxton
    [J]. Theory of Computing Systems, 2001, 34 : 115 - 144
  • [5] Thread to Core Assignment in SMT On-Chip Multiprocessors
    Acosta, Carmelo
    Cazorla, Francisco J.
    Ramirez, Alex
    Valero, Mateo
    [J]. PROCEEDINGS OF THE 21ST INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, 2009, : 67 - +
  • [6] Process Variation Aware Thread Mapping for Chip Multiprocessors
    Hong, S.
    Narayanan, S. H. K.
    Kandemir, M.
    Oezturk, Oe.
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 821 - +
  • [7] ANALYSIS OF THE THREAD ASSIGNMENT BEHAVIOUR OF PARALLEL PROGRAMS ON CHIP MULTIPROCESSORS
    Bogner, Michael
    Markus, Ematinger
    Wiesinger, Franz
    [J]. 24TH EUROPEAN MODELING AND SIMULATION SYMPOSIUM (EMSS 2012), 2012, : 74 - 79
  • [8] TSIC: Thermal scheduling simulator for chip multiprocessors
    Stavrou, K
    Trancoso, P
    [J]. ADVANCES IN INFORMATICS, PROCEEDINGS, 2005, 3746 : 589 - 599
  • [9] Accelerating sequential programs on Chip Multiprocessors via Dynamic Prefetching Thread
    Rui, Hou
    Zhang, Longbing
    Hu, Weiwu
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2007, 31 (03) : 200 - 211
  • [10] Allocation and scheduling of SystemJ programs on chip multiprocessors with weighted TDMA scheduling
    Nadeem, Muhammad
    Li, Zhenmin
    Malik, Avinash
    Biglari-Abhari, Morteza
    Salcic, Zoran
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2019, 98 : 63 - 78
12345