Thread to Core Assignment in SMT On-Chip Multiprocessors

被引:4
|
作者
Acosta, Carmelo [1 ]
Cazorla, Francisco J. [2 ]
Ramirez, Alex [1 ,2 ]
Valero, Mateo [1 ,2 ]
机构
[1] Univ Politecn Cataluna, HiPEAC European Network Excellence, Barcelona, Spain
[2] Barcelona Supercomp Ctr, Barcelona, Spain
关键词
MICROARCHITECTURE;
D O I
10.1109/SBAC-PAD.2009.13
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
State-of-the-art high-performance processors like the IBM POWER5 and Intel i7 show a trend in industry towards on-chip Multiprocessors (CMP) involving Simultaneous Multithreading (SMT) in each core. In these processors, the way in which applications are assigned to cores plays a key role in the performance of each application and the overall system performance. In this paper we show that the system throughput highly depends on the Thread to Core Assignment (TCA), regardless the SMT Instruction Fetch (IFetch) Policy implemented in the cores. Our results indicate that a good TCA can improve the results of any underlying IFetch Policy, yielding speedups of tip to 28%. Given the relevance of TCA, we propose an algorithm to manage it in CMP+SMT processors. The proposed throughput-oriented TCA Algorithm takes into account the workload characteristics and the underlying SMT IFetch Policy. Our results show that the TCA Algorithm obtains thread-to-core assignments 3% close to the optimal assignation for each case, yielding system throughput improvements up to 21%.
引用
收藏
页码:67 / +
页数:2
相关论文
共 50 条
  • [1] ANALYSIS OF THE THREAD ASSIGNMENT BEHAVIOUR OF PARALLEL PROGRAMS ON CHIP MULTIPROCESSORS
    Bogner, Michael
    Markus, Ematinger
    Wiesinger, Franz
    [J]. 24TH EUROPEAN MODELING AND SIMULATION SYMPOSIUM (EMSS 2012), 2012, : 74 - 79
  • [2] SMT-Centric Power-Aware Thread Placement in Chip Multiprocessors
    Vega, Augusto
    Buyuktosunoglu, Alper
    Bose, Pradip
    [J]. 2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 167 - 176
  • [3] Adaptive Thread Scheduling in Chip Multiprocessors
    Ismail Akturk
    Ozcan Ozturk
    [J]. International Journal of Parallel Programming, 2019, 47 : 1014 - 1044
  • [4] Adaptive Thread Scheduling in Chip Multiprocessors
    Akturk, Ismail
    Ozturk, Ozcan
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2019, 47 (5-6) : 1014 - 1044
  • [5] Customized on-chip memories for embedded chip multiprocessors
    Ozturk, O.
    Kandemir, M.
    Chen, G.
    Irwin, M. J.
    Karakoy, M.
    [J]. ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 743 - 748
  • [6] A framework for dynamic resource assignment and scheduling on reconfigurable mixed-mode on-chip multiprocessors
    Wang, XF
    Ziavras, SG
    [J]. FPT 05: 2005 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, 2005, : 51 - 58
  • [7] Runtime code parallelization for on-chip multiprocessors
    Kandemir, M
    Zhang, W
    Karakoy, M
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 510 - 515
  • [8] Performance of on-chip multiprocessors for vision tasks
    Chung, Y
    Park, K
    Hahn, W
    Park, N
    Prasanna, VK
    [J]. PARALLEL AND DISTRIBUTED PROCESSING, PROCEEDINGS, 2000, 1800 : 242 - 249
  • [9] Efficient synchronization for embedded on-chip multiprocessors
    Monchiero, Matteo
    Palermo, Gianluca
    Silvano, Cristina
    Villa, Oreste
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2006, 14 (10) : 1049 - 1062
  • [10] Process Variation Aware Thread Mapping for Chip Multiprocessors
    Hong, S.
    Narayanan, S. H. K.
    Kandemir, M.
    Oezturk, Oe.
    [J]. DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 821 - +