Adaptive Thread Scheduling in Chip Multiprocessors

被引：0
|
作者：
Ismail Akturk
Ozcan Ozturk
机构：
[1] University of Missouri,Department of Electrical Engineering and Computer Science
[2] Bilkent University,Department of Computer Engineering
来源：
International Journal of Parallel Programming | 2019年 / 47卷
关键词：
Adaptive scheduling; Chip multiprocessors; Inter-thread contention; Multi-metric scoring;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
The full potential of chip multiprocessors remains unexploited due to architecture oblivious thread schedulers employed in operating systems. We introduce an adaptive cache-hierarchy-aware scheduler that tries to schedule threads in a way that inter-thread contention is minimized. A novel multi-metric scoring scheme is used which specifies L1 cache access characteristics of threads. Scheduling decisions are made based on these multi-metric scores of threads.
引用
收藏
页码：1014 / 1044
页数：30
相关论文
共 50 条
  • [31] A-WiNoC: Adaptive Wireless Network-on-Chip Architecture for Chip Multiprocessors
    DiTomaso, Dominic
    Kodi, Avinash
    Matolak, David
    Kaya, Savas
    Laha, Soumyasanta
    Rayess, William
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2015, 26 (12) : 3289 - 3302
  • [32] Adaptive dynamic thread scheduling for simultaneous multithreaded architectures with a detector thread
    Shin, Chulho
    Lee, Seong-Won
    Gaudiot, Jean-Luc
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2006, 66 (10) : 1304 - 1321
  • [33] Adaptive Power Control with Online Model Estimation for Chip Multiprocessors
    Wang, Xiaorui
    Ma, Kai
    Wang, Yefu
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2011, 22 (10) : 1681 - 1696
  • [34] Adaptive set pinning: Managing shared caches in Chip Multiprocessors
    Srikantaiah, Shekhar
    Kandemir, Mahmut
    Irwin, Mary Jane
    [J]. ACM SIGPLAN NOTICES, 2008, 43 (03) : 135 - 144
  • [35] Adaptive mechanisms and policies for managing cache hierarchies in chip multiprocessors
    Speight, E
    Shafi, H
    Zhang, LX
    Rajamony, R
    [J]. 32nd International Symposium on Computer Architecture, Proceedings, 2005, : 346 - 356
  • [36] Variation-aware application scheduling and power management for Chip Multiprocessors
    Teodorescu, Radu
    Torrellas, Josep
    [J]. ISCA 2008 PROCEEDINGS: 35TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, 2008, : 363 - 374
  • [37] Stall-time fair memory access scheduling for chip multiprocessors
    Mutlu, Onur
    Moscibroda, Thomas
    [J]. MICRO-40: PROCEEDINGS OF THE 40TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2007, : 146 - 158
  • [38] Future of Multiprocessors: Heterogeneous Chip Multiprocessors
    Qayum, Mohammad Abdul
    Siddique, Nafiul Alam
    Haque, Mohammad Atiqul
    Tayeen, Abu Saleh Md.
    [J]. 2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 372 - 376
  • [39] Adaptive Execution Assistance for Multiplexed Fault-Tolerant Chip Multiprocessors
    Subramanyan, Pramod
    Singh, Virendra
    Saluja, Kewal K.
    Larsson, Erik
    [J]. 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 419 - 426
  • [40] Low-Cost Open-Page Prefetch Scheduling in Chip Multiprocessors
    Grannaes, Marius
    Jahre, Magnus
    Natvig, Lasse
    [J]. 2008 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2008, : 390 - 396
12345