A Fast Soft Bit Error Rate Estimation Method

被引:0
|
作者
Samir Saoudi
Thomas Derham
Tarik Ait-Idir
Patrice Coupe
机构
[1] Institut TELECOM/TELECOM Bretagne,UEB
[2] Université Européenne de Bretagne,INPT
[3] Orange Labs Tokyo,College of Computers and Information Systems
[4] Madinat Al-Irfane,undefined
[5] Taif University,undefined
关键词
Monte Carlo; Gaussian Mixture Model; Code Division Multiple Access; Expectation Maximization Algorithm; Code Division Multiple Access System;
D O I
暂无
中图分类号
学科分类号
摘要
We have suggested in a previous publication a method to estimate the Bit Error Rate (BER) of a digital communications system instead of using the famous Monte Carlo (MC) simulation. This method was based on the estimation of the probability density function (pdf) of soft observed samples. The kernel method was used for the pdf estimation. In this paper, we suggest to use a Gaussian Mixture (GM) model. The Expectation Maximisation algorithm is used to estimate the parameters of this mixture. The optimal number of Gaussians is computed by using Mutual Information Theory. The analytical expression of the BER is therefore simply given by using the different estimated parameters of the Gaussian Mixture. Simulation results are presented to compare the three mentioned methods: Monte Carlo, Kernel and Gaussian Mixture. We analyze the performance of the proposed BER estimator in the framework of a multiuser code division multiple access system and show that attractive performance is achieved compared with conventional MC or Kernel aided techniques. The results show that the GM method can drastically reduce the needed number of samples to estimate the BER in order to reduce the required simulation run-time, even at very low BER.
引用
收藏
相关论文
共 50 条
  • [41] ESTIMATION OF BIT ERROR RATE FROM ERROR-FREE 2ND PERFORMANCE
    DUC, NQ
    AUSTRALIAN TELECOMMUNICATION RESEARCH, 1980, 13 (02): : 50 - 52
  • [42] An Efficient Approach for Soft Error Rate Estimation of Combinational Circuits
    Raji, Mohsen
    Saeedi, Fereshte
    Ghavami, Behnam
    Pedram, Hossein
    2014 17TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2014, : 567 - 574
  • [43] Accurate estimation of soft error rate (SER) in VLSI circuits
    Maheshwari, A
    Koren, I
    Burleson, W
    19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, : 377 - 385
  • [44] A Fast and Accurate Multi-Cycle Soft Error Rate Estimation Approach to Resilient Embedded Systems Design
    Fazeli, Mahdi
    Miremadi, Seyed Ghassem
    Asadi, Hossein
    Ahmadian, Seyed Nematollah
    2010 IEEE-IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS DSN, 2010, : 131 - 140
  • [45] IMPROVING ON BIT ERROR RATE
    JOHANNES, VI
    IEEE COMMUNICATIONS MAGAZINE, 1984, 22 (12) : 18 - 20
  • [46] Soft error hardened latch and its estimation method
    Uemura, Taiki
    Tanabe, Ryo
    Tosaka, Yoshiharu
    Satoh, Shigeo
    1600, Japan Society of Applied Physics (47):
  • [47] Chip-level soft error estimation method
    Nguyen, HT
    Yagil, Y
    Seifert, N
    Reitsma, M
    IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2005, 5 (03) : 365 - 381
  • [48] Soft error hardened latch and its estimation method
    Uemura, Taiki
    Tanabe, Ryo
    Tosaka, Yoshiharu
    Satoh, Shigeo
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2008, 47 (04) : 2736 - 2741
  • [49] A Soft Error Tolerance Estimation Method for Sequential Circuits
    Yoshimura, Masayoshi
    Akamine, Yusuke
    Matsunaga, Yusuke
    2011 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2011, : 268 - 276
  • [50] Technological trends of soft error estimation based on accurate estimation method
    Tosaka, Yoshiharu
    Takasu, Ryozo
    Ehara, Hiedo
    Uemura, Taiki
    Oka, Hideki
    Satoh, Shigeo
    Matsuoka, Nobuyuki
    Hatanaka, Kichiji
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 2006, 45 (4 B): : 3185 - 3188