Design and simulation of reversible one-bit full adders using QCA technology

被引:0
|
作者
Melika Amiri
Massoud Dousti
Majid Mohammadi
机构
[1] Islamic Azad University,Department of Electrical and Computer Engineering, Science and Research Branch
[2] Shahid Bahonar University of Kerman,Computer Engineering Department
来源
关键词
Reversible gates; AG gate; Full adder gate; QCA; Cost; Delay;
D O I
暂无
中图分类号
学科分类号
摘要
Quantum-dot cellular automata (QCA) is a promising technology for next-generation computers due to its unique features, such as very high speed, operating frequency up to terahertz, small size, power efficiency, and solving manufacture and design problems in nanoscale by exploiting quantum effects. In this study, a new reversible gate, called AG, is proposed with superior performance compared to similar gates in terms of quantum cost and delay. The proposed design can be used to implement basic logic functions. Moreover, this study presents a reversible full adder gate, which is designed and simulated based on QCA cells. The design of the proposed circuit is reversible at the logic level, and it is simulated in QCA technology using QCADesigner 2.0.3. Finally, the proposed design is compared with previous designs. The results show a significant improvement compared to other reversible circuits implemented using QCA cells. In the proposed reversible one-bit full adder gate, the cell count, occupied area, and delay are improved by 72%, 67%, and 48%, respectively.
引用
收藏
相关论文
共 50 条
  • [41] ONE-BIT COMPRESSED SENSING USING GENERATIVE MODELS
    Joseph, Geethu
    Katie, Swatantra
    Varshney, Pramod K.
    2020 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, 2020, : 3437 - 3441
  • [42] Novel circuit design for reversible multilayer ALU in QCA technology
    Sasan Ansarian Najafabadi
    Abdalhossein Rezai
    Khatereh Ghasvarian Jahromi
    Journal of Computational Electronics, 2022, 21 : 1451 - 1460
  • [43] GRAPH CLUSTERING USING ONE-BIT COMPARISON DATA
    Naimipour, Naveed
    Soltanalian, Mojtaba
    2018 CONFERENCE RECORD OF 52ND ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS, AND COMPUTERS, 2018, : 1998 - 2001
  • [44] Receive filter design for MIMO radar with one-bit ADCs
    Deng, Minglong
    Cheng, Ziyang
    He, Zishu
    DIGITAL SIGNAL PROCESSING, 2022, 123
  • [45] Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters
    Naghibzadeh, Armin
    Houshmand, Monireh
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 883 - 895
  • [46] Design and simulation of a reversible ALU by using QCA cells with the aim of improving evaluation parameters
    Armin Naghibzadeh
    Monireh Houshmand
    Journal of Computational Electronics, 2017, 16 : 883 - 895
  • [47] Optimal Design of a Low Power, High Speed One-bit Full Adder Using Multi-Objective Grey Wolf Optimizer
    Khah, Sajjad Mahmoodi
    Mahboob, Amir Soltany
    Shahbandegan, Shakiba
    Zahiri, Seyed Hamid
    2020 6TH IRANIAN CONFERENCE ON SIGNAL PROCESSING AND INTELLIGENT SYSTEMS (ICSPIS), 2020,
  • [48] Design of Ultra-Efficient Reversible Gate Based 1-bit Full Adder in QCA with Power Dissipation Analysis
    Bhat, Soha Maqbool
    Ahmed, Suhaib
    INTERNATIONAL JOURNAL OF THEORETICAL PHYSICS, 2019, 58 (12) : 4042 - 4063
  • [49] Design of Ultra-Efficient Reversible Gate Based 1-bit Full Adder in QCA with Power Dissipation Analysis
    Soha Maqbool Bhat
    Suhaib Ahmed
    International Journal of Theoretical Physics, 2019, 58 : 4042 - 4063
  • [50] New CMOS circuit implementation of a one-bit full-adder cell
    Shubin V.V.
    Russian Microelectronics, 2011, 40 (2) : 119 - 127