Design and simulation of reversible one-bit full adders using QCA technology

被引:0
|
作者
Melika Amiri
Massoud Dousti
Majid Mohammadi
机构
[1] Islamic Azad University,Department of Electrical and Computer Engineering, Science and Research Branch
[2] Shahid Bahonar University of Kerman,Computer Engineering Department
来源
关键词
Reversible gates; AG gate; Full adder gate; QCA; Cost; Delay;
D O I
暂无
中图分类号
学科分类号
摘要
Quantum-dot cellular automata (QCA) is a promising technology for next-generation computers due to its unique features, such as very high speed, operating frequency up to terahertz, small size, power efficiency, and solving manufacture and design problems in nanoscale by exploiting quantum effects. In this study, a new reversible gate, called AG, is proposed with superior performance compared to similar gates in terms of quantum cost and delay. The proposed design can be used to implement basic logic functions. Moreover, this study presents a reversible full adder gate, which is designed and simulated based on QCA cells. The design of the proposed circuit is reversible at the logic level, and it is simulated in QCA technology using QCADesigner 2.0.3. Finally, the proposed design is compared with previous designs. The results show a significant improvement compared to other reversible circuits implemented using QCA cells. In the proposed reversible one-bit full adder gate, the cell count, occupied area, and delay are improved by 72%, 67%, and 48%, respectively.
引用
收藏
相关论文
共 50 条
  • [21] Classification and universality of reversible logic elements with one-bit memory
    Morita, K
    Ogiro, T
    Tanaka, K
    Kato, H
    MACHINES, COMPUTATIONS, AND UNIVERSALITY, 2005, 3354 : 245 - 256
  • [22] Design and implementation of efficient QCA full-adders using fault-tolerant majority gates
    J. A. Bravo-Montes
    A. Martín-Toledano
    A. Sánchez-Macián
    O. Ruano
    F. Garcia-Herrero
    The Journal of Supercomputing, 2022, 78 : 8056 - 8080
  • [23] Design of One-Bit Magnitude Comparator Using Nonlinear Plasmonic Waveguide
    Kumar, Santosh
    Singh, Lokendra
    Swarnakar, Sandip
    PLASMONICS, 2017, 12 (02) : 369 - 375
  • [24] Design of One-Bit Magnitude Comparator Using Nonlinear Plasmonic Waveguide
    Santosh Kumar
    Lokendra Singh
    Sandip Swarnakar
    Plasmonics, 2017, 12 : 369 - 375
  • [25] Design of CMOS Energy Efficient Single Bit Full Adders
    Kumar, Manoj
    Pandey, Sujata
    Arya, Sandeep K.
    HIGH PERFORMANCE ARCHITECTURE AND GRID COMPUTING, 2011, 169 : 159 - +
  • [26] Designing a one-bit coplanar QCA ALU using a novel robust area-efficient three-input majority gate design
    Samira Riki
    Fatemeh Serajeh Hassani
    The Journal of Supercomputing, 2023, 79 : 17897 - 17918
  • [27] Designing a one-bit coplanar QCA ALU using a novel robust area-efficient three-input majority gate design
    Riki, Samira
    Hassani, Fatemeh Serajeh
    JOURNAL OF SUPERCOMPUTING, 2023, 79 (16): : 17897 - 17918
  • [28] ANEURYSM DETECTION USING ONE-BIT CORRELATION
    TAYLOR, FJ
    SHENOY, V
    OLINGER, CP
    WASSERMAN, JF
    MEDICAL & BIOLOGICAL ENGINEERING & COMPUTING, 1979, 17 (04) : 443 - 448
  • [29] Design of a reversible ALU using a novel coplanar reversible full adder and MF gate in QCA nanotechnology
    Aliabadian, Ramin
    Golsorkhtabaramiri, Mehdi
    Heikalabad, Saeed Rasouli
    Sohrabi, Mohammad Karim
    OPTICAL AND QUANTUM ELECTRONICS, 2023, 55 (02)
  • [30] Design of a reversible ALU using a novel coplanar reversible full adder and MF gate in QCA nanotechnology
    Ramin Aliabadian
    Mehdi Golsorkhtabaramiri
    Saeed Rasouli Heikalabad
    Mohammad Karim Sohrabi
    Optical and Quantum Electronics, 2023, 55