共 50 条
- [2] Experiences with Disjoint Data Structures in a New Hardware Transactional Memory System [J]. 2013 25TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2013, : 9 - 16
- [4] Hardware Transactional Memory System for Parallel Programming [J]. 2008 13TH ASIA-PACIFIC COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, 2008, : 21 - 27
- [5] Using Hardware Transactional Memory for Data Race Detection [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 267 - +
- [6] Hardware transactional memory with Operating System support, HTMOS [J]. EURO-PAR 2007 WORKSHOPS: PARALLEL PROCESSING, 2008, 4854 : 8 - 17
- [7] An Object-Aware Hardware Transactional Memory System [J]. HPCC 2008: 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2008, : 93 - 102
- [8] Transactional Event Profiling in a Best-Effort Hardware Transactional Memory System [J]. PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 475 - 475
- [9] Unbounded Hardware Transactional Memory for a Hybrid DRAM/NVM Memory System [J]. 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, : 525 - 538
- [10] DAdHTM: Low Overhead Dynamically Adaptive Hardware Transactional Memory for Large Graphs A Scalability Study [J]. 2017 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTED, SCALABLE COMPUTING & COMMUNICATIONS, CLOUD & BIG DATA COMPUTING, INTERNET OF PEOPLE AND SMART CITY INNOVATION (SMARTWORLD/SCALCOM/UIC/ATC/CBDCOM/IOP/SCI), 2017,