Experiences with Disjoint Data Structures in a New Hardware Transactional Memory System

被引:2
|
作者
Su, Gong [1 ]
Heisig, Stephen [1 ]
机构
[1] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA
关键词
hardware transactional memory; algorithms; disjoint data structures;
D O I
10.1109/SBAC-PAD.2013.13
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we present our experiences constructing and testing in-memory data structures designed to be disjoint enough for transactional memory to be profitable as a serialization mechanism with no fallback to traditional locking. Our goal was to restrict memory conflicts to actual contention situations so that transactional memory techniques could be used as efficiently as possible. We describe the hardware transactional execution facility in the IBM zEnterprise EC12 server. We present an order preserving hashed structure that permits insertion, deletion, and traversal operations typically supported by a sorted linked list. We measure the performance and scalability for these operations on the IBM zEnterprise EC12 server. Our results show near linear scalability of the insertion and deletion operations for up to 96 CPUs. We also discuss transaction abort frequency and hardware/software interactions.
引用
收藏
页码:9 / 16
页数:8
相关论文
共 50 条
  • [1] The Scalability of Disjoint Data Structures on a New Hardware Transactional Memory System
    Su, Gong
    Heisig, Stephen
    [J]. INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2015, 43 (06) : 1192 - 1217
  • [2] The Scalability of Disjoint Data Structures on a New Hardware Transactional Memory System
    Gong Su
    Stephen Heisig
    [J]. International Journal of Parallel Programming, 2015, 43 : 1192 - 1217
  • [3] Hardware Transactional Memory System for Parallel Programming
    Wang Huayong
    Hou Rui
    Wang Kun
    [J]. 2008 13TH ASIA-PACIFIC COMPUTER SYSTEMS ARCHITECTURE CONFERENCE, 2008, : 21 - 27
  • [4] Using Hardware Transactional Memory for Data Race Detection
    Gupta, Shantanu
    Sultan, Florin
    Cadambi, Srihari
    Ivancic, Franjo
    Roetteler, Martin
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 267 - +
  • [5] Hardware transactional memory with Operating System support, HTMOS
    Tomic, Sasa
    Cristal, Adrian
    Unsal, Osman
    Valero, Mateo
    [J]. EURO-PAR 2007 WORKSHOPS: PARALLEL PROCESSING, 2008, 4854 : 8 - 17
  • [6] An Object-Aware Hardware Transactional Memory System
    Khan, Behram
    Horsnell, Matthew
    Rogers, Ian
    Lujan, Mikel
    Dinn, Andrew
    Watson, Ian
    [J]. HPCC 2008: 10TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, 2008, : 93 - 102
  • [7] Transactional Event Profiling in a Best-Effort Hardware Transactional Memory System
    Gaudet, Matthew
    Amaral, Jose Nelson
    [J]. PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12), 2012, : 475 - 475
  • [8] Unbounded Hardware Transactional Memory for a Hybrid DRAM/NVM Memory System
    Jeong, Jungi
    Hong, Jaewan
    Maeng, Seungryoul
    Jung, Changhee
    Kwon, Youngjin
    [J]. 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), 2020, : 525 - 538
  • [9] Fun with Hardware Transactional Memory
    Herlihy, Maurice
    [J]. SIGMOD'14: PROCEEDINGS OF THE 2014 ACM SIGMOD INTERNATIONAL CONFERENCE ON MANAGEMENT OF DATA, 2014, : 575 - 575
  • [10] Hardware Transactional Persistent Memory
    Giles, Ellis
    Doshi, Kshitij
    Varman, Peter
    [J]. PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS (MEMSYS 2018), 2018, : 190 - 205