Transactional Event Profiling in a Best-Effort Hardware Transactional Memory System

被引：0
|
作者：
Gaudet, Matthew [1 ]
Amaral, Jose Nelson [1 ]
机构：
[1] Univ Alberta, Dept Comp Sci, Edmonton, AB, Canada
来源：
PROCEEDINGS OF THE 21ST INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT'12) | 2012年
关键词：
Profiling; Transactional Memory;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：475 / 475
页数：1
相关论文
共 50 条
  • [1] Concurrent Irrevocability in Best-Effort Hardware Transactional Memory
    Titos-Gil, Ruben
    Fernandez-Pascual, Ricardo
    Ros, Alberto
    Acacio, Manuel E.
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2020, 31 (06) : 1301 - 1315
  • [2] Serialization Management for Best-Effort Hardware Transactional Memory
    Gaudet, Matthew
    Araujo, Guido
    Amaral, Jose Nelson
    [J]. 2015 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2015, : 138 - 145
  • [3] Enhancing scalability in best-effort hardware transactional memory systems
    Quislant, Ricardo
    Gutierrez, Eladio
    Zapata, Emilio L.
    Plata, Oscar
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 2017, 104 : 73 - 87
  • [4] A survey on optimizations towards best-effort hardware transactional memory
    Wu, Zhenwei
    Lu, Kai
    Wang, Ruibo
    Zhang, Wenzhe
    [J]. CCF TRANSACTIONS ON HIGH PERFORMANCE COMPUTING, 2020, 2 (04) : 401 - 414
  • [5] A survey on optimizations towards best-effort hardware transactional memory
    Zhenwei Wu
    Kai Lu
    Ruibo Wang
    Wenzhe Zhang
    [J]. CCF Transactions on High Performance Computing, 2020, 2 : 401 - 414
  • [6] Insights into the Fallback Path of Best-Effort Hardware Transactional Memory Systems
    Quislant, Ricardo
    Gutierrez, Eladio
    Zapata, Emilio L.
    Plata, Oscar
    [J]. EURO-PAR 2016: PARALLEL PROCESSING, 2016, 9833 : 251 - 263
  • [7] LockillerTM: Enhancing Performance Lower Bounds in Best-Effort Hardware Transactional Memory
    Wan, Li
    Chao, Fu
    Li, Qiang
    Han, Jun
    [J]. PROCEEDINGS 2024 IEEE INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, IPDPS 2024, 2024, : 865 - 875
  • [8] Lazy Irrevocability for Best-Effort Transactional Memory Systems
    Quislant, Ricardo
    Gutierrez, Eladio
    Zapata, Emilio L.
    Plata, Oscar
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (07) : 1919 - 1932
  • [9] Split Hardware Transactions True nesting of transactions using best-effort hardware transactional memory
    Lev, Yossi
    Maessen, Jan-Willem
    [J]. PPOPP'08: PROCEEDINGS OF THE 2008 ACM SIGPLAN SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING, 2008, : 197 - 206
  • [10] Lightweight Hardware Transactional Memory Profiling
    Wang, Qingsen
    Su, Pengfei
    Chabbi, Milind
    Liu, Xu
    [J]. PROCEEDINGS OF THE 24TH SYMPOSIUM ON PRINCIPLES AND PRACTICE OF PARALLEL PROGRAMMING (PPOPP '19), 2019, : 186 - 200
12345