Novel area-efficient and flexible architectures for optimal Ate pairing on FPGA

被引:0
|
作者
Oussama Azzouzi
Mohamed Anane
Mouloud Koudil
Mohamed Issad
Yassine Himeur
机构
[1] Ecole Nationale Supérieure d’Informatique,Laboratoire des Méthodes de Conception des Système
[2] Centre Universitaire El Cherif Bouchoucha d’Aflou,Department of System and Multimedia Architecture
[3] Centre de Développement des Technologies Avancées,College of Engineering and Information Technology
[4] University of Dubai,undefined
来源
关键词
Optimal Ate pairing; Flexible architecture; Virtex-5; MicroBlaze; Montgomery modular multiplication; Karatsuba method;
D O I
暂无
中图分类号
学科分类号
摘要
While FPGA is a suitable platform for implementing cryptographic algorithms, there are several challenges associated with implementing Optimal Ate pairing on FPGA, such as security, limited computing resources, and high power consumption. To overcome these issues, this study introduces three approaches that can execute the optimal Ate pairing on Barreto–Naehrig curves using Jacobean coordinates with the goal of reaching 128-bit security on the Genesys board. The first approach is a pure software implementation utilizing the MicroBlaze processor. The second involves a combination of software and hardware, with key operations in Fp\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$F_{p}$$\end{document} and Fp2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$F_{p^{2}}$$\end{document} being transformed into IP cores for the MicroBlaze. The third approach builds on the second by incorporating parallelism to improve the pairing process. The utilization of multiple MicroBlaze processors within a single system offers both versatility and parallelism to speed up pairing calculations. A variety of methods and parameters are used to optimize the pairing computation, including Montgomery modular multiplication, the Karatsuba method, Jacobean coordinates, the Complex squaring method, sparse multiplication, squaring in Gϕ6Fp12\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$G_{\phi 6}F_{p^{12}}$$\end{document}, and the addition chain method. The proposed systems are designed to efficiently utilize limited resources in restricted environments, while still completing tasks in a timely manner.
引用
收藏
页码:2633 / 2659
页数:26
相关论文
共 50 条
  • [1] Novel area-efficient and flexible architectures for optimal Ate pairing on FPGA
    Azzouzi, Oussama
    Anane, Mohamed
    Koudil, Mouloud
    Issad, Mohamed
    Himeur, Yassine
    [J]. JOURNAL OF SUPERCOMPUTING, 2024, 80 (02): : 2633 - 2659
  • [2] Novel Area-Efficient FPGA Architectures for FIR Filtering With Symmetric Signal Extension
    Benkrid, AbdSamad
    Benkrid, Khaled
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (05) : 709 - 722
  • [3] High speed and efficient area optimal ate pairing processor implementation over BN and BLS12 curves on FPGA
    Sghaier, Anissa
    Zeghid, Medien
    Ghammam, Loubna
    Duquesne, Sylvain
    Machhout, Mohsen
    Ahmed, Hassan Yousif
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2018, 61 : 227 - 241
  • [4] FPGA-based High-Throughput and Area-Efficient Architectures of the Hummingbird Cryptography
    Min, Biao
    Cheung, Ray C. C.
    Han, Yan
    [J]. IECON 2011: 37TH ANNUAL CONFERENCE ON IEEE INDUSTRIAL ELECTRONICS SOCIETY, 2011, : 3998 - 4002
  • [5] Area-Efficient Architectures of KASUMI Block Cipher
    Yasir
    Wu, Ning
    Yahya, Muhammad Rehan
    Bi, Qiangjia
    [J]. 2018 21ST SAUDI COMPUTER SOCIETY NATIONAL COMPUTER CONFERENCE (NCC), 2018,
  • [6] AREA-EFFICIENT VLSI ARCHITECTURES FOR HUFFMAN CODING
    PARK, H
    PRASANNA, VK
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (09): : 568 - 575
  • [7] Area-Efficient FPGA Logic Elements: Architecture and Synthesis
    Anderson, Jason H.
    Wang, Qiang
    [J]. 2011 16TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2011,
  • [8] Area-efficient FPGA-based FFT processor
    Sansaloni, T
    Pérez-Pascual, A
    Valls, J
    [J]. ELECTRONICS LETTERS, 2003, 39 (19) : 1369 - 1370
  • [9] An Area-Efficient Shuffling Scheme for AES Implementation on FPGA
    Wang, Yi
    Ha, Yajun
    [J]. 2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 2577 - 2580
  • [10] A novel area-efficient binary adder
    Furber, SB
    Liu, J
    [J]. CONFERENCE RECORD OF THE THIRTY-FOURTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, 2000, : 119 - 123