Design Considerations and Optimization of Electrostatic Doped Ferroelectric Nanotube Tunnel FET: Analog and Noise Analysis

被引:0
|
作者
Ashok Kumar Gupta
Ashish Raman
Naveen Kumar
机构
[1] National Institute of Technology,Department of Electronics and Communications, Dr. B. R. Ambedkar
来源
Silicon | 2022年 / 14卷
关键词
TFET; Nanowire TFET; Nanotube TFET; Electrostatic doped; Auto-correlation function (ACF); Noise Variation; HfO; Ferroelectric; Cross-correlation function (CCF);
D O I
暂无
中图分类号
学科分类号
摘要
This paper proposed the electrostatically doped Ferroelectric Nanotube Tunnel FET (FE-NT-TFET). The proposed device is electrostatically doped, so the applied source voltage is -1.2 V (VS = -1.2 V). Device variables like potential variation, electric-field energy, non-local band to band electron tunnel (BTBT) rates, electron carrier concentration, and hole carrier concentration have been investigating. Analog variables like drain current (IDS), ION/IOFF current ratio, ON current (ION), sub-threshold slope (SS), OFF current (IOFF), a threshold voltage (VTH), and average sub-threshold slope (AVSS) have been discussed. The noise parameter such as real impedance (Z0), minimum noise figure (NF), auto/cross-correlation function (ACF & CCF) has been discussed. To obtain the steep sub-threshold slope (SS) and higher drain current (IDS) ferroelectric material is used in the place of the gate oxide. Ferroelectric material HfO2 is used in the proposed FE-NT-TFET device. HfO2 is used because of compatibility with the CMOS flow. The proposed FE-NT-TFET device shows the higher current 62.4uA/um for VDS = 1.2 V and steep sub-threshold slope (SS) 7 mV/decade. The proposed device shows the average sub-threshold slope (AVSS) 22.9 mV/decade. The proposed FE-NT-TFET device shows the lower OFF current (IOFF) order of 10−19A/um and higher ION/IOFF current order of 1013.
引用
收藏
页码:10357 / 10373
页数:16
相关论文
共 50 条
  • [41] Optimization of gate-stack in junctionless Si-nanotube FET for analog/RF applications
    Tayal, Shubham
    Nandi, Ashutosh
    MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2018, 80 : 63 - 67
  • [42] Design and Performance Analysis of SiGe Hetero Nanotube Junctionless FET
    Thakur, Anchal
    Dhiman, Rohit
    PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 2424 - 2427
  • [43] Dopingless PNPN tunnel FET with improved performance: Design and analysis
    Ram, Mamidala Saketh
    Abdi, Dawit Burusie
    SUPERLATTICES AND MICROSTRUCTURES, 2015, 82 : 430 - 437
  • [44] Vertical Tunnel FET: Design Optimization With Triple Metal-Gate Layers
    Ko, Eunah
    Lee, Hyunjae
    Park, Jung-Dong
    Shin, Changhwan
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2016, 63 (12) : 5030 - 5035
  • [45] Performance analysis of silicon nanotube dielectric pocket Tunnel FET for reduced ambipolar conduction
    Singh, Avtar
    Pandey, Chandan Kumar
    Nanda, Umakanta
    MICROELECTRONICS JOURNAL, 2022, 126
  • [46] Performance Characterization and Analytical Modelling of Electrostatic Doped Heterostructure Nanotube Tunnel Field Effect Transistor
    Sen, Soumya
    Khosla, Mamta
    Raman, Ashish
    SEMICONDUCTORS, 2024, 58 (07) : 547 - 557
  • [47] Low Frequency Noise Analysis of Single Gate Extended Source Tunnel FET
    Jagritee Talukdar
    Gopal Rawat
    Kunal Singh
    Kavicharan Mummaneni
    Silicon, 2021, 13 : 3971 - 3980
  • [48] Low Frequency Noise Analysis of Single Gate Extended Source Tunnel FET
    Talukdar, Jagritee
    Rawat, Gopal
    Singh, Kunal
    Mummaneni, Kavicharan
    SILICON, 2021, 13 (11) : 3971 - 3980
  • [49] Electrical characteristics assessment and noise analysis of pocket-doped multi source T-shaped gate tunnel FET
    Kumari, Sushmita
    Ghosh, Puja
    MICROELECTRONICS JOURNAL, 2024, 144
  • [50] Performance Study of Short Channel Symmetric Double Gate Gaussian Doped Ferroelectric FET for Analog and Digital Applications
    Mehta, Hema
    Kaur, Harsupreet
    2018 4TH INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS), 2018, : 232 - 236