Dopingless PNPN tunnel FET with improved performance: Design and analysis

被引:51
|
作者
Ram, Mamidala Saketh [1 ]
Abdi, Dawit Burusie [2 ]
机构
[1] MS Ramaiah Inst Technol, Dept Elect & Commun Engn, Bangalore 560054, Karnataka, India
[2] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India
关键词
Tunnel field effect transistor (TFET); PNPN TFET; Tunneling; Dopingless; Hetero-gate-dielectric; N+ source pocket; RECRYSTALLIZED POLYCRYSTALLINE SILICON; FIELD-EFFECT TRANSISTORS; VOLTAGE; SUBTHRESHOLD; PROPOSAL; MODEL;
D O I
10.1016/j.spmi.2015.02.024
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, we present a two-dimensional simulation study of a dopingless PNPN TFET with a hetero-gate dielectric. Using a dual-material-gate in a dopingless TFET, the energy band gap on the source side is modulated to create an N+ source pocket. Our technique obviates the need to use ion implantation for the formation of the N+ source pocket. The dopingless PNPN TFET with a heterogate dielectric is demonstrated to exhibit a superior performance in terms of ON-state current and subthreshold swing when compared to a conventional dopingless TFET. Our results may pave the way for realizing high performance dopingless TFETs using a low thermal budget required for low power and low cost applications. (C) 2015 Published by Elsevier Ltd.
引用
收藏
页码:430 / 437
页数:8
相关论文
共 50 条
  • [1] Single Grain Boundary Dopingless PNPN Tunnel FET on Recrystallized Polysilicon: Proposal and Theoretical Analysis
    Ram, Mamidala Saketh
    Abdi, Dawit Burusie
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2015, 3 (03): : 291 - 296
  • [2] Dopingless Tunnel FET with a Hetero-Material Gate: Design and Analysis
    Ram, M. Saketh
    Abdi, Dawit Burusie
    2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,
  • [3] Influence of Germanium source on dopingless tunnel-FET for improved analog/RF performance
    Cecil, Kanchan
    Singh, Jawar
    SUPERLATTICES AND MICROSTRUCTURES, 2017, 101 : 244 - 252
  • [4] A Raised Source/Drain Dopingless Tunnel FET with Stacked Source: Design and Analysis
    Cecil, Kanchan
    Singh, Jawar
    Samajdar, Dip Prakash
    SILICON, 2022, 14 (07) : 3665 - 3672
  • [5] A Raised Source/Drain Dopingless Tunnel FET with Stacked Source: Design and Analysis
    Kanchan Cecil
    Jawar Singh
    Dip Prakash Samajdar
    Silicon, 2022, 14 : 3665 - 3672
  • [6] Dopingless ferroelectric tunnel FET architecture for the improvement of performance of dopingless n-channel tunnel FETs
    Lahgere, Avinash
    Panchore, Meena
    Singh, Jawar
    SUPERLATTICES AND MICROSTRUCTURES, 2016, 96 : 16 - 25
  • [7] Design and analysis of negative capacitance based dual material dopingless tunnel FET
    Singh, Archika
    Sajad, Mumin
    Singh, Amandeep
    Kumar, Naveen
    Amin, S. Intekhab
    Anand, Sunny
    SUPERLATTICES AND MICROSTRUCTURES, 2021, 156
  • [8] Design and simulation of gate and channel engineered dopingless tunnel FET
    Alzahrani, Ali Saeed
    INTERNATIONAL JOURNAL OF NANOELECTRONICS AND MATERIALS, 2025, 18 (01): : 118 - 124
  • [9] A New Design Approach of Dopingless Tunnel FET for Enhancement of Device Characteristics
    Raad, Bhagwan Ram
    Tirkey, Sukeshni
    Sharma, Dheeraj
    Kondekar, Pravin
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (04) : 1830 - 1836
  • [10] PVT-Aware Design of Dopingless Dynamically Configurable Tunnel FET
    Lahgere, Avinash
    Sahu, Chitrakant
    Singh, Jawar
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2015, 62 (08) : 2404 - 2409