Dopingless PNPN tunnel FET with improved performance: Design and analysis

被引:51
|
作者
Ram, Mamidala Saketh [1 ]
Abdi, Dawit Burusie [2 ]
机构
[1] MS Ramaiah Inst Technol, Dept Elect & Commun Engn, Bangalore 560054, Karnataka, India
[2] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India
关键词
Tunnel field effect transistor (TFET); PNPN TFET; Tunneling; Dopingless; Hetero-gate-dielectric; N+ source pocket; RECRYSTALLIZED POLYCRYSTALLINE SILICON; FIELD-EFFECT TRANSISTORS; VOLTAGE; SUBTHRESHOLD; PROPOSAL; MODEL;
D O I
10.1016/j.spmi.2015.02.024
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, we present a two-dimensional simulation study of a dopingless PNPN TFET with a hetero-gate dielectric. Using a dual-material-gate in a dopingless TFET, the energy band gap on the source side is modulated to create an N+ source pocket. Our technique obviates the need to use ion implantation for the formation of the N+ source pocket. The dopingless PNPN TFET with a heterogate dielectric is demonstrated to exhibit a superior performance in terms of ON-state current and subthreshold swing when compared to a conventional dopingless TFET. Our results may pave the way for realizing high performance dopingless TFETs using a low thermal budget required for low power and low cost applications. (C) 2015 Published by Elsevier Ltd.
引用
收藏
页码:430 / 437
页数:8
相关论文
共 50 条
  • [41] Design and Performance Analysis of a GAA Electrostatic Doped Negative Capacitance Vertical Nanowire Tunnel FET
    Bhardwaj, Anjana
    Kumar, Pradeep
    Raj, Balwinder
    Anand, Sunny
    JOURNAL OF ELECTRONIC MATERIALS, 2023, 52 (05) : 3103 - 3111
  • [42] Deep Insights of SiGe PNPN Tunnel FET Cavity Based Biosensors for Label Free Detection
    Vastrad, Sakshi
    Rajakumari, V
    Pradhan, K. P.
    SILICON, 2023, 15 (04) : 1821 - 1834
  • [43] Investigation of Charge-plasma Based Dopingless Tunnel FET for Analog/RF and Linear Applications
    Sharma, Suruchi
    Basu, Rikmantra
    Kaur, Baljit
    SILICON, 2022, 14 (13) : 7701 - 7710
  • [44] Investigation of Charge-plasma Based Dopingless Tunnel FET for Analog/RF and Linear Applications
    Suruchi Sharma
    Rikmantra Basu
    Baljit Kaur
    Silicon, 2022, 14 : 7701 - 7710
  • [45] Modeling of Source Pocket Engineered PNPN Tunnel FET on High-K Buried Oxide (H-BOX) Substrate for Improved ON Current
    P. Vimala
    Mahboob ul Haque
    C. Usha
    Silicon, 2022, 14 : 10383 - 10389
  • [46] An Improved Semi-Classical Model to Investigate Tunnel-FET performance
    Revelant, A.
    Osgnach, P.
    Palestri, P.
    Selmi, L.
    2013 INTERNATIONAL CONFERENCE ON SEMICONDUCTOR TECHNOLOGY FOR ULTRA LARGE SCALE INTEGRATED CIRCUITS AND THIN FILM TRANSISTORS (ULSIC VS. TFT 4), 2013, 54 (01): : 77 - 82
  • [47] Modeling of Source Pocket Engineered PNPN Tunnel FET on High-K Buried Oxide (H-BOX) Substrate for Improved ON Current
    Vimala, P.
    ul Haque, Mahboob
    Usha, C.
    SILICON, 2022, 14 (16) : 10383 - 10389
  • [48] 30-nm Tunnel FET With Improved Performance and Reduced Ambipolar Current
    Anghel, Costin
    Hraziia
    Gupta, Anju
    Amara, Amara
    Vladimirescu, Andrei
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2011, 58 (06) : 1649 - 1654
  • [49] Performance analysis of heterojunction tunnel FET device with variable Temperature
    Irfan Ahmad Pindoo
    Sanjeet Kumar Sinha
    Sweta Chander
    Applied Physics A, 2021, 127
  • [50] Performance analysis of heterojunction tunnel FET device with variable Temperature
    Pindoo, Irfan Ahmad
    Sinha, Sanjeet Kumar
    Chander, Sweta
    APPLIED PHYSICS A-MATERIALS SCIENCE & PROCESSING, 2021, 127 (10):