Dopingless PNPN tunnel FET with improved performance: Design and analysis

被引:51
|
作者
Ram, Mamidala Saketh [1 ]
Abdi, Dawit Burusie [2 ]
机构
[1] MS Ramaiah Inst Technol, Dept Elect & Commun Engn, Bangalore 560054, Karnataka, India
[2] Indian Inst Technol, Dept Elect Engn, New Delhi 110016, India
关键词
Tunnel field effect transistor (TFET); PNPN TFET; Tunneling; Dopingless; Hetero-gate-dielectric; N+ source pocket; RECRYSTALLIZED POLYCRYSTALLINE SILICON; FIELD-EFFECT TRANSISTORS; VOLTAGE; SUBTHRESHOLD; PROPOSAL; MODEL;
D O I
10.1016/j.spmi.2015.02.024
中图分类号
O469 [凝聚态物理学];
学科分类号
070205 ;
摘要
In this paper, we present a two-dimensional simulation study of a dopingless PNPN TFET with a hetero-gate dielectric. Using a dual-material-gate in a dopingless TFET, the energy band gap on the source side is modulated to create an N+ source pocket. Our technique obviates the need to use ion implantation for the formation of the N+ source pocket. The dopingless PNPN TFET with a heterogate dielectric is demonstrated to exhibit a superior performance in terms of ON-state current and subthreshold swing when compared to a conventional dopingless TFET. Our results may pave the way for realizing high performance dopingless TFETs using a low thermal budget required for low power and low cost applications. (C) 2015 Published by Elsevier Ltd.
引用
收藏
页码:430 / 437
页数:8
相关论文
共 50 条
  • [31] Controlling Drain Side Tunneling Barrier Width in Electrically Doped PNPN Tunnel FET
    Shan, Chan
    Yang, Lan
    Liu, Ying
    Liu, Zi-Meng
    Zheng, Han
    MICROMACHINES, 2023, 14 (02)
  • [32] Design and performance analysis of GAA Schottky barrier-gate stack-dopingless nanowire FET for phosphine gas detection
    Ashish Raman
    Deepti Kakkar
    Manish Bansal
    Naveen Kumar
    Applied Physics A, 2019, 125
  • [33] Design and Analysis of Novel Charge-Plasma Based Dopingless U-Shaped FET
    Kumar, Naveen
    Raman, Ashish
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 200 - 202
  • [34] Design and Simulation of a High Performance Dopingless p-Tunnel Field Effect Transistor
    Bashir, Faisal
    Loan, Sajad A.
    2014 IEEE 2ND INTERNATIONAL CONFERENCE ON EMERGING ELECTRONICS (ICEE), 2014,
  • [35] Design Analysis of Ohmic Junction Based Tunnel FET
    Yadav, Shivendra
    Aslam, Mohammad
    Garg, Vivek
    Reddy, Pallerla Joseph Ritesh
    SILICON, 2022, 14 (16) : 10901 - 10908
  • [36] Design Analysis of Ohmic Junction Based Tunnel FET
    Shivendra Yadav
    Mohammad Aslam
    Vivek Garg
    Pallerla Joseph Ritesh Reddy
    Silicon, 2022, 14 : 10901 - 10908
  • [37] Design and performance analysis of gate-all-around negative capacitance dopingless nanowire tunnel field effect transistor
    Solay, Leo Raj
    Kumar, Naveen
    Amin, S. Intekhab
    Kumar, Pradeep
    Anand, Sunny
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2022, 37 (11)
  • [38] Deep Insights of SiGe PNPN Tunnel FET Cavity Based Biosensors for Label Free Detection
    Sakshi Vastrad
    V. Rajakumari
    K. P. Pradhan
    Silicon, 2023, 15 : 1821 - 1834
  • [39] An In0.53Ga0.47As/In0.52Al0.48As Heterojunction Dopingless Tunnel FET With a Heterogate Dielectric for High Performance
    Liu, Hu
    Yang, Lin-An
    Jin, Zhi
    Hao, Yue
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (07) : 3229 - 3235
  • [40] Design and Performance Analysis of a GAA Electrostatic Doped Negative Capacitance Vertical Nanowire Tunnel FET
    Anjana Bhardwaj
    Pradeep Kumar
    Balwinder Raj
    Sunny Anand
    Journal of Electronic Materials, 2023, 52 : 3103 - 3111